General Description Features

 AV9172

Block Diagram

AV9172RevB060297P

The AV9172 is designed to generate low skew clocks for

clock distribution in high-performance PCs and workstations.

It uses phase-locked loop technology to align the phase and

frequency of the output clocks with an input reference clock.

Because the input to output skew is guaranteed to ±500ps, the

part acts as a “zero delay” buffer.

The AV9172 has six configurable outputs. The AV9172-01

version has one output that runs at the same phase and

frequency as the reference clock. A second output runs at the

same frequency as the reference, but can either be in phase or

180° out of phase from the input clock. Two outputs are

provided that are at twice the reference frequency and in

phase with the reference clock. The final outputs can be

programmed to be replicas of the 2x clocks or non-overlapping

two phase clocks at twice the reference frequency. The

AV9172-01 and AV9172-03 operates with input clocks

from 10 MHz to 50 MHz while producing outputs from

10 MHz to 100 MHz. The AV9172-07 operates with input

clocks from 20 to 100 MHz.

The use of a phase-locked loop (PLL) allows the output

clocks to run at multiples of the input clock. This permits

routing of a lower speed clock and local generation of a

required high speed clock. Synchronization of the phase

relationship between the input clock and the output clocks is

accomplished when one output clock is connected to the

input pin FBIN. The PLL circuitry matches rising edges of the

input clock and output clocks.

由于客戶采購(gòu)批量與樣品的價(jià)格不同，網(wǎng)上無(wú)法統(tǒng)一注明，請(qǐng)您把采購(gòu)型號(hào)通過(guò)郵件或客服QQ：2850151585 發(fā)給我們，也可以撥打明佳達(dá)國(guó)內(nèi)銷售部電話：0755-83957301，由客服人員為您報(bào)價(jià)；有時(shí)元件廠商價(jià)格稍許變動(dòng)，本公司未能及時(shí)調(diào)整，如您覺(jué)得售價(jià)稍高，請(qǐng)與我們說(shuō)明并適當(dāng)議價(jià)，感謝支持!