SN54LS196J
4-STAGE PRESETTABLE RIPPLE COUNTERS
The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1)
sequence or in a bi-quinary mode producing a 50% duty cycle output. The
SN54/74LS197 contains divide-by-two and divide-by-eight sections which
can be combined to form a modulo-16 binary counter. Low Power Schottky
technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.
Both circuit types have a Master Reset (MR) input which overrides all other
inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL)
overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits
usable as programmable counters. The circuits can also be used as 4-bit
latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.
Low Power Consumption — Typically 80 mW
High Counting Rates — Typically 70 MHz
Choice of Counting Modes — BCD, Bi-Quinary, Binary
Asynchronous Presettable
Asynchronous Master Reset
Easy Multistage Cascading
Input Clamp Diodes Limit High Speed Termination Effects
Because of wholesale price is different from sample price, our website can not state. Please send your required part number via email Sales@hkmjd.com or add Skype address mjdccm898 for talking. As well as welcome you call us : 0755-83957301 We will send offer for you; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
批發(fā)與零售價位不同,無法一一明示,詳情請通過郵件或客服咨詢(國內(nèi)銷售部電話:0755-83957301,企業(yè)QQ2850151585), 由于電子元器件價格不穩(wěn)定,時常有稍許變動,本公司未能及時調(diào)整,如您覺得售價不適,請與我們說明并適當(dāng)議價,謝謝支持。