EPM9400LC84-20 Datasheet (PDF) - Altera Corporation
■ High-performance CMOS EEPROM-based programmable logic
devices (PLDs) built on third-generation Multiple Array MatriX
(MAX®) architecture
■ 5.0-V in-system programmability (ISP) through built-in IEEE Std.
1149.1 Joint Test Action Group (JTAG) interface
■ Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE
Std. 1149.1-1990
■ High-density erasable programmable logic device (EPLD) family
ranging from 6,000 to 12,000 usable gates (see Table 1)
■ 10-ns pin-to-pin logic delays with counter frequencies of up to
144 MHz
■ Fully compliant with the peripheral component interconnect Special
Interest Group’s (PCI SIG) PCI Local Bus Specification, Revision 2.2
■ Dual-output macrocell for independent use of combinatorial and
registered logic
■ FastTrack® Interconnect for fast, predictable interconnect delays
■ Input/output registers with clear and clock enable on all I/O pins
■ Programmable output slew-rate control to reduce switching noise
■ MultiVolt™ I/O interface operation, allowing devices to interface with
3.3-V and 5.0-V devices
■ Configurable expander product-term distribution allowing up to 32
product terms per macrocell
■ Programmable power-saving mode for more than 50% power
reduction in each macrocell
**注意 & Noted:
Because of wholesale price is different from sample price, our website cannot state. Please contact us online. As well as welcome you call us : 0755-83957301.We will offer a right price; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
由于批量與樣品的價(jià)格不同,網(wǎng)上無(wú)法統(tǒng)一注明,請(qǐng)您把采購(gòu)型號(hào)通過(guò)郵件或客服QQ2850151584發(fā)給我們,也可致電明佳達(dá)國(guó)內(nèi)銷售部:0755-83957301,由客服人員為您報(bào)價(jià);有時(shí)元件廠商價(jià)格稍許變動(dòng),本公司未能及時(shí)調(diào)整,如您覺(jué)得售價(jià)偏高,請(qǐng)與我們說(shuō)明并適當(dāng)議價(jià);感謝支持!