CY7C4245V-15ASXC - 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
Functional Description
The CY7C42X5V are high-speed, low-power, first-in first-out
(FIFO) memories with clocked read and write interfaces. All
are 18 bits wide. The CY7C42X5V can be cascaded to
increase FIFO depth. Programmable features include Almost
Full/Almost Empty flags. These FIFOs provide solutions for a
wide variety of data buffering needs, including high-speed data
acquisition, multiprocessor interfaces, and communications
buffering.
These FIFOs have 18-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a Free-Running Clock (WCLK) and a Write
Enable pin (WEN).
When WEN is asserted, data is written into the FIFO on the
rising edge of the WCLK signal. While WEN is held active, data
is continually written into the FIFO on each cycle. The output
port is controlled in a similar manner by a Free-Running Read
Clock (RCLK) and a Read Enable pin (REN). In addition, the
CY7C42X5V have an Output Enable pin (OE). The read and
write clocks may be tied together for single-clock operation or
the two clocks may be run independently for asynchronous
read/write applications. Clock frequencies up to 66 MHz are
achievable.
Retransmit and Synchronous Almost Full/Almost Empty flag
features are available on these devices.
Depth expansion is possible using the Cascade Input (WXI,
RXI), Cascade Output (WXO, RXO), and First Load (FL) pins.
The WXO and RXO pins are connected to the WXI and RXI
pins of the next device, and the WXO and RXO pins of the last
device should be connected to the WXI and RXI pins of the
first device. The FL pin of the first device is tied to VSS and the
FL pin of all the remaining devices should be tied to VCC.
The CY7C42X5V provides five status pins. These pins are
decoded to determine one of five states: Empty, Almost Empty,
Half Full, Almost Full, and Full (see Table 2). The Half Full flag
shares the WXO pin. This flag is valid in the stand-alone and
width-expansion configurations. In the depth expansion, this
pin provides the expansion out (WXO) information that is used
to signal the next FIFO when it will be activated.
The Empty and Full flags are synchronous, i.e., they change
state relative to either the Read Clock (RCLK) or the write
clock (WCLK). When entering or exiting the Empty states, the
flag is updated exclusively by the RCLK. The flag denoting Full
states is updated exclusively by WCLK. The synchronous flag
architecture guarantees that the flags will remain valid from
one clock cycle to the next. As mentioned previously, the
Almost Empty/Almost Full flags become synchronous if the
VCC/SMODE is tied to VSS. All configurations are fabricated
using an advanced 0.65µ P-Well CMOS technology. Input
ESD protection is greater than 2001V, and latch-up is
prevented by the use of guard rings.
由于客戶采購批量與樣品的價(jià)格不同,網(wǎng)上無法統(tǒng)一注明,請(qǐng)您把采購型號(hào)通過郵件或客服QQ:2850151585 發(fā)給我們,也可以撥打明佳達(dá)國內(nèi)銷售部電話:0755-83957301,由客服人員為您報(bào)價(jià);有時(shí)元件廠商價(jià)格稍許變動(dòng),本公司未能及時(shí)調(diào)整,如您覺得售價(jià)稍高,請(qǐng)與我們說明并適當(dāng)議價(jià),感謝支持!
MJD is a corporation which engaged in agency electronic components. MJD Through seventeen years unrimitting efforts, aspire to provide our customers with world-leading products and service. Now already became a one of the most famous electronic components distributor in China.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PAYMENTS:
We support the following payment methods:
1. Paypal
2. Western Union
3. Bank Wire (TT)
4. MoneyGram
Shipping:
1. MJD needs about 3 BUSINESS DAY to handle the order after received payment. after receiving your payment. Otherwise, we will state it in the invoice in advance.
2. MJD can Ship via your shipping account (DHL / FEDEX / UPS / TNT or others) as your instruction. Or Ship via our shipping account (We have a very good relationship with DHL and FEDEX with very special freight).
3. Regarding the declared value on the package for customs clearance, we are pleased to follow
your wishes, just feel free to inform us when ordering.
4. Any import fees or charges are the buyer's responsibility.
REFUNDS & RETURN:
We offer a warranty on all items that we sold. Item will be tested before ship,it will be in good condition,if there are some problems with the item,feel free to contact us.Please Email us to notify a defective item. Unless otherwise specified, this item comes with 30 days warranty from the shipment date.
You must contact us before returning any product. All returns must be made within 30 days from this shipment date.Return must be in new condition(the SAME CONDITION as it was sent to you)
Because of wholesale price is different from sample price, our website can not state. Please send your required part number via email Sales@hkmjd.com or skype id mjdccm898 to us. As well as welcome you call us : 0755-83957301 We will send offer for you; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
型號(hào) | 品牌 | 批號(hào) | 封裝 | 數(shù)量 | 備注 | 資料 |
CY7C68013A-56 | CYPRESS | 13+ | SSOP-56 | 32588 | 100% brand new and original(100%全新原裝) | |
CY7C027V-25AXC | Cypress | 16+ | TQFP-100P | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C057 | Cypress | 13+ | BGA-172D | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C057V | Cypress | 13+ | BGA-172D | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C057V-15BB | Cypress | 13+ | BGA | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C1009 | Cypress | 13+ | SOJ32 | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C1011CV33-10ZXI | Cypress | 13+ | TSOP44 | 54454 | Origina in stock 原裝現(xiàn)貨 | |
CY7C1019CV33-10ZXI | Cypress | 13+ | Standard | 54454 | Origina in stock 原裝現(xiàn)貨 |