SAA7128H
Digital video encoder
FEATURES
Monolithic CMOS 3.3 V device, 5 V I2C-bus optional
Digital PAL/NTSC/SECAM encoder
System pixel frequency 13.5 MHz
54 MHz double-speed multiplexed D1 interface capable
of splitting data into two separate channels (encoded
and baseband)
Three Digital-to-Analog Converters (DACs) for CVBS
(CSYNC), VBS (CVBS) and C (CVBS) two times
oversampled with 10-bit resolution (signals in brackets
optional)
Three DACs for RED (CR), GREEN (Y) and BLUE (CB)
two times oversampled with 9-bit resolution (signals in
brackets optional)
Alternatively, an advanced composite sync is available
on the CVBS output for RGB display centring
Real-time control of subcarrier
Cross-colour reduction filter
Closed captioning encoding and World Standard
Teletext (WST) and North-American Broadcast Text
System (NABTS) teletext encoding including sequencer
and filter
Copy Generation Management System (CGMS)
encoding (CGMS described by standard CPR-1204 of
EIAJ); 20 bits in lines 20/283 (NTSC) can be loaded via
I2C-bus
Fast I2C-bus control port (400 kHz)
Line 23 Wide Screen Signalling (WSS) encoding
Video Programming System (VPS) data encoding in
line 16 (50/625 lines counting)
Encoder can be master or slave
Programmable horizontal and vertical input
synchronization phase
Programmable horizontal sync output phase
Internal Colour Bar Generator (CBG)
Macrovision Pay-per-View copy protection system
rev. 7.01 and rev. 6.1 as option; this applies to
SAA7128H only. The device is protected by USA patent
numbers 4631603, 4577216 and 4819098 and other
intellectual property rights. Use of the macrovision
anti-copy process in the device is licensed for
non-commercial home use only. Reverse engineering or
disassembly is prohibited. Please contact your nearest
Philips Semiconductors sales office for more information
Controlled rise/fall times of output syncs and blanking
On-chip crystal oscillator (3rd-harmonic or fundamental
crystal)
Down mode (low output voltage) or power-save mode of
DACs
QFP44 package.
2 GENERAL DESCRIPTION
The SAA7128H; SAA7129H encodes digital CB-Y-CR
video data to an NTSC, PAL or SECAM CVBS or S-video
signal. Simultaneously, RGB or bypassed but interpolated
CB-Y-CR signals are available via three additional DACs.
The circuit at a 54 MHz multiplexed digital D1 input port
accepts two ITU-R BT.656 compatible CB-Y-CR data
streams with 720 active pixels per line in
4 : 2 : 2 multiplexed formats, for example MPEG decoded
data with overlay and MPEG decoded data without
overlay, whereas one data stream is latched at the rising,
the other one at the falling clock edge.
It includes a sync/clock generator and on-chip DACs.
Because of wholesale price is different from sample price, our website can not state. Please send your required part number via email Sales@hkmjd.com or add Skype address mjdccm898 for talking. As well as welcome you call us : 0755-83957301 We will send offer for you; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support ！
批發(fā)與零售價位不同,無法一一明示,詳情請通過郵件或客服咨詢(國內(nèi)銷售部電話:0755-83957301,企業(yè)QQ2850151585), 由于電子元器件價格不穩(wěn)定,時常有稍許變動,本公司未能及時調(diào)整,如您覺得售價不適，請與我們說明并適當議價,謝謝支持。
