

REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT RTL8139C(L)

1. Features:	2
2. General Description	3
3. Block Diagram	
4. Pin Assignments	5
5. Pin Descriptions	
5.1 Power Management/Isolation Interface	6
5.2 PCI Interface	
5.3 FLASH/EEPROM Interface	8
5.4 Power Pins	9
5.5 LED Interface	9
5.6 Attachment Unit Interface	9
5.7 Test and Other Pins	9
6. Register Descriptions	10
6.1 Receive Status Register in Rx packet header	12
6.2 Transmit Status Register	13
6.3 ERSR: Early Rx Status Register	14
6.4 Command Register	14
6.5 Interrupt Mask Register	
6.6 Interrupt Status Register	15
6.7 Transmit Configuration Register	
6.8 Receive Configuration Register	
6.9 9346CR: 93C46 (93C56) Command Register	19
6.10 CONFIG 0: Configuration Register 0	
6.11 CONFIG 1: Configuration Register 1	
6.12 Media Status Register	
6.13 CONFIG 3: Configuration Register3	
5.14 CONFIG 4: Configuration Register4	
6.15 Multiple Interrupt Select Register	
6.16 PCI Revision ID	
6.17 Transmit Status of All Descriptors (TSAD) Register	
6.18 Basic Mode Control Register	
6.19 Basic Mode Status Register	
6.20 Auto-negotiation Advertisement Register	
6.21 Auto-Negotiation Link Partner Ability Register	
6.22 Auto-negotiation Expansion Register	
6.23 Disconnect Counter	
6.24 False Carrier Sense Counter	
6.25 NWay Test Register	28
6.26 RX_ER Counter	29
6.27 CS Configuration Register	29
6.28 Flash Memory Read/Write Register	
6.29 Config5: Configuration Register 5	
6.30 Function Event Register	
6.31 Function Event Mask Register	
6.32 Function Present State Register	
6.33 Function Force Event Register	
7. EEPROM Contents	აა

7.1 Summary of EEPROM Registers	35
7.2 Summary of EEPROM Power Management Registers	35
8. PCI Configuration Space Registers	
8.1 PCI Configuration Space Table	36
8.2 PCI Configuration Space Functions	
8.3 Default Values After Power-on (RSTB asserted)	42
8.4 PCI Power Management Functions	
8.5 Vital Product Data (VPD)	45
9. Functional Description	
9.1 Transmit Operation	
9.2 Receive Operation	46
9.3 Line Quality Monitor	
9.4 Clock Recovery Module	46
9.5 Loopback Operation	
9.6 Tx Encapsulation	
9.7 Collision	
9.8 Rx Decapsulation	
9.9 Flow Control	47
9.9.1. Control Frame Transmission	
9.9.2. Control Frame Reception	
9.10 LED Functions	47
9.10.1 10/100 Mbps Link Monitor	
9.10.2 LED_RX	
9.10.3 LED_TX	
9.10.4 LED_TX+LED_RX	49
10. Application Diagram	50
11. Electrical Characteristics	
11.1 Temperature Limit Ratings	
11.2 DC Characteristics	
11.2.1 Supply Voltage	
11.3 AC Characteristics	
11.3.1 FLASH/BOOT ROM Timing	
11.3.2 PCI Bus Operation Timing:	
12 Machaniaal Dimonsions	60



1. Features

- 128 pin QFP/LQFP
- Integrated Fast Ethernet MAC, Physical chip and transceiver in one chip
- 10 Mb/s and 100 Mb/s operation
- Supports 10 Mb/s and 100 Mb/s N-way Auto-negotiation operation
- PCI local bus single-chip Fast Ethernet controller
- ♦ Compliant to PCI Revision 2.2
- ♦ Supports PCI clock 16.75MHz-40MHz
- ♦ Supports PCI target fast back-to-back transaction
- Provides PCI bus master data transfers and PCI memory space or I/O space mapped data transfers of RTL8139C(L)'s operational registers
- ♦ Supports PCI VPD (Vital Product Data)
- ♦ Supports ACPI, PCI power management
- Supports CardBus. The CIS can be stored in 93C56 or expansion ROM
- Supports up to 128K bytes Boot ROM interface for both EPROM and Flash memory
- Supports 25MHz crystal or 25MHz OSC as the internal clock source. The frequency deviation of either crystal or OSC must be within 50 PPM.
- Compliant to PC99 standard
- Supports Wake-On-LAN function and remote wake-up (Magic Packet*, LinkChg and Microsoft® wake-up frame)
- Supports 4 Wake-On-LAN (WOL) signals (active high, active low, positive pulse, and negative pulse)

- Supports auxiliary power-on internal reset, to be ready for remote wake-up when main power still remains off
- Supports auxiliary power auto-detect, and sets the related capability of power management registers in PCI configuration space.
- Includes a programmable, PCI burst size and early Tx/Rx threshold.
- Supports a 32-bit general-purpose timer with the external PCI clock as clock source, to generate timer-interrupt
- Contains two large (2Kbyte) independent receive and transmit FIFO's
- Advanced power saving mode when LAN function or wakeup function is not used
- Uses 93C46 (64*16-bit EEPROM) or 93C56 (128*16-bit EEPROM) to store resource configuration, ID parameter, and VPD data. The 93C56 can also be used to store the CIS data structure for CardBus application.
- Supports LED pins for various network activity indications
- Supports digital and analog loopback capability on both ports
- Half/Full duplex capability
- Supports Full Duplex Flow Control (IEEE 802.3x)
- 3.3V power supply with 5V tolerant I/Os.
- * Third-party brands and names are the property of their respective owners.

Note: The model number of the QFP package is RTL8139C. The LQFP package model number is RTL8139CL.



2. General Description

The Realtek RTL8139C(L) is a highly integrated and cost-effective single-chip Fast Ethernet controller that provides 32-bit performance, PCI bus master capability, and full compliance with IEEE 802.3u 100Base-T specifications and IEEE 802.3x Full Duplex Flow Control. It also supports Advanced Configuration Power management Interface (ACPI), PCI power management for modern operating systems that are capable of Operating System Directed Power Management (OSPM) to achieve the most efficient power management possible. The RTL8139CL is suitable for applications such as CardBus or mobile devices with a built-in network controller. The CIS data can be stored in either a 93C56 EEPROM or expansion ROM.

In addition to the ACPI feature, the RTL8139C(L) also supports remote wake-up (including AMD Magic Packet, LinkChg, and Microsoft wake-up frame) in both ACPI and APM environments. The RTL8139C(L) is capable of performing an internal reset through the application of auxiliary power. When auxiliary power is on and the main power remains off, the RTL8139C(L) is ready and waiting for the Magic Packet or Link Change to wake the system up. Also, the LWAKE pin provides 4 different output signals including active high, active low, positive pulse, and negative pulse. The versatility of the RTL8139C(L) LWAKE pin provides motherboards with the Wake-On-LAN (WOL) function. The RTL8139C(L) also supports Analog Auto-Power-down, that is, the analog part of the RTL8139C(L) can be shut down temporarily according to user requirements or when the RTL8139C(L) is in a power down state with the wakeup function disabled. In addition, when the analog part is shut down and the IsolateB pin is low (i.e. the main power is off), then both the analog and digital parts stop functioning and power consumption of the RTL8139C(L) will be negligible. The RTL8139C(L) also supports an auxiliary power auto-detect function, and will auto-configure related bits of their own PCI power management registers in PCI configuration space.


The PCI Vital Product Data (VPD) is also supported to provide the information that uniquely identifies hardware (i.e., the RTL8139C(L) LAN card). The information may consist of part number, serial number, and other detailed information.

To provide cost down support, the RTL8139C(L) is capable of using a 25MHz crystal or OSC as its internal clock source.

The RTL8139C(L) keeps network maintenance costs low and eliminates usage barriers. It is the easiest way to upgrade a network from 10 to 100Mbps. It also supports full-duplex operation, making 200Mbps bandwidth possible at no additional cost. To improve compatibility with other brands' products, the RTL8139C(L) is also capable of receiving packets with InterFrameGap no less than 40 Bit-Time. The RTL8139C(L) is highly integrated and requires no "glue" logic or external memory. It includes an interface for a boot ROM and can be used in diskless workstations, providing maximum network security and ease of management.




3. Block Diagram





4. Pin Assignments





5. Pin Descriptions

In order to reduce pin count, and therefore size and cost, some pins have multiple functions. In those cases, the functions are separated with a "/" symbol. Refer to the Pin Assignment diagram for a graphical representation.

5.1 Power Management/Isolation Interface

Symbol	Type	Pin No	Description
PMEB (PME#)	O/D	76	Power Management Event: Open drain, active low. Used by the RTL8139C(L) to request a change in its current power management state and/or to indicate that a power management event has occurred.
ISOLATEB (ISOLATE#)	I	95	Isolate Pin: Active low. Used to isolate the RTL8139C(L) from the PCI bus. The RTL8139C(L) does not drive its PCI outputs (excluding PME#) and does not sample its PCI input (including RST# and PCICLK) as long as the Isolate pin is asserted.
LWAKE/ CSTSCHG	0	83	LAN WAKE-UP Signal (When CardB_En=0, bit2 Config3): This signal is used to inform the motherboard to execute the wake-up process. The motherboard must support Wake-On-LAN (WOL). There are 4 choices of output, including active high, active low, positive pulse, and negative pulse, that may be asserted from the LWAKE pin. Please refer to the LWACT bit in the CONFIG1 register and the LWPTN bit in the CONFIG4 register for the setting of this output signal. The default output is an active high signal.
			Once a PME event is received, the LWAKE and PMEB assert at the same time when the LWPME (bit4, CONFIG4) is set to 0. If the LWPME is set to 1, the LWAKE asserts only when the PMEB asserts and the ISOLATEB is low.
			CSTSCHG Signal (When CardB_En=1, bit2 Config3): This signal is used in CardBus applications only and is used to inform the motherboard to execute the wake-up process whenever a PME event occurs. This is always an active high signal, and the setting of LWACT (bit 4, Config1), LWPTN (bit2, Config4), and LWPME (bit4, Config4) mean nothing in this case.
			This pin is a 3.3V signaling output pin.

5.2 PCI Interface

Symbol	Type	Pin No	Description
AD31-0	T/S	120-123, 125-128, 4-6,	PCI address and data multiplexed pins.
		8-11, 13, 26-29, 31-34,	
		37-39, 41-45	
C/BE3-0	T/S	2, 14, 24, 36	PCI bus command and byte enables multiplexed pins.
CLK	I	116	Clock: This PCI Bus clock provides timing for all transactions and bus
			phases, and is input to PCI devices. The rising edge defines the start of
			each phase. The clock frequency ranges from 0 to 33MHz.
CLKRUNB	I/O	75	Clock Run: This signal is used by the RTL8139C(L) to request starting
			(or speeding up) the clock, CLK. CLKRUNB also indicates the clock
			status. For the RTL8139C(L), CLKRUNB is an open drain output as
			well as an input. The RTL8139C(L) requests the central resource to
			start, speed up, or maintain the interface clock by the assertion of
			CLKRUNB. For the host system, it is an S/T/S signal. The host system
			(central resource) is responsible for maintaining CLKRUNB asserted,
			and for driving it high to the negated (deasserted) state.



DEVSELB	S/T/S	19	Device Select: As a bus master, the RTL8139C(L) samples this signal to insure that a PCI target recognizes the destination address for the data transfer. As a target, the RTL8139C(L) asserts this signal low when it
FRAMEB	S/T/S	15	recognizes its target address after FRAMEB is asserted. Cycle Frame: As a bus master, this pin indicates the beginning and
			duration of an access. FRAMEB is asserted low to indicate the start of a bus transaction. While FRAMEB is asserted, data transfer continues. When FRAMEB is deasserted, the transaction is in the final data phase.
			As a target, the device monitors this signal before decoding the address to check if the current transaction is addressed to it.
GNTB	I	117	Grant: This signal is asserted low to indicate to the RTL8139C(L) that the central arbiter has granted ownership of the bus to the RTL8139C(L). This input is used when the RTL8139C(L) is acting as a bus master.
REQB	T/S	118	Request: The RTL8139C(L) will assert this signal low to request the ownership of the bus from the central arbiter.
IDSEL	I	3	Initialization Device Select : This pin allows the RTL8139C(L) to identify when configuration read/write transactions are intended for it.
INTAB	O/D	114	Interrupt A: Used to request an interrupt. It is asserted low when an interrupt condition occurs, as defined by the Interrupt Status, Interrupt Mask and Interrupt Enable registers.
IRDYB	S/T/S	16	Initiator Ready : This indicates the initiating agent's ability to complete the current data phase of the transaction.
			As a bus master, this signal will be asserted low when the RTL8139C(L) is ready to complete the current data phase transaction. This signal is used in conjunction with the TRDYB signal. Data transaction takes place at the rising edge of CLK when both IRDYB and TRDYB are asserted low. As a target, this signal indicates that the master has put data on the bus.
TRDYB	S/T/S	17	Target Ready: This indicates the target agent's ability to complete the current phase of the transaction.
			As a bus master, this signal indicates that the target is ready for the data during write operations and with the data during read operations. As a target, this signal will be asserted low when the (slave) device is ready to complete the current data phase transaction. This signal is used in conjunction with the IRDYB signal. Data transaction takes place at the rising edge of CLK when both IRDYB and TRDYB are asserted low.
PAR	T/S	23	Parity: This signal indicates even parity across AD31-0 and C/BE3-0 including the PAR pin. As a master, PAR is asserted during address and write data phases. As a target, PAR is asserted during read data phases.



PERRB	S/T/S	21	Parity Error: When the RTL8139C(L) is the bus master and a parity error is detected, the RTL8139C(L) asserts both SERR bit in ISR and Configuration Space command bit 8 (SERRB enable). Next, it completes the current data burst transaction, then stops operation and resets itself. After the host clears the system error, the RTL8139C(L) continues its operation. When the RTL8139C(L) is the bus target and a parity error is detected, the RTL8139C(L) asserts this PERRB pin low.
SERRB	O/D	22	System Error: If an address parity error is detected and Configuration Space Status register bit 15 (detected parity error) is enabled, RTL8139C(L) asserts both SERRB pin low and bit 14 of Status register in Configuration Space.
STOPB	S/T/S	20	Stop: Indicates the current target is requesting the master to stop the current transaction.
RSTB	I	115	Reset: When RSTB is asserted low, the RTL8139C(L) performs an internal system hardware reset. RSTB must be held for a minimum of 120 ns.

5.3 FLASH/EEPROM Interface

Symbol	Type	Pin No	Description
MA16-3	О	70-63, 61, 60, 57, 53-51	Boot PROM Address Bus: These pins are used to access up to a 128k-byte flash memory or EPROM.
MA8	I/O	61	Output pin as part of Boot PROM (or Flash) address bus after PCI reset.
			Input pin as Aux. Power detect pin to detect if Aux. Power exists or not, when initial power-on or PCI reset is asserted. Besides connecting this pin to Boot PROM, it should be pulled high to the Aux. Power via a resistor to detect Aux. power. If this pin is not pulled high to Aux. Power, the RTL8139C(L) assumes that no Aux. power exists. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. power via a resistor.
MA6/9356SEL	I/O	57	When this pin is pulled high with a $10K\Omega$ resistor, the 93C56 EEPROM is used to store the resource data and CIS for the RTL8139C(L). The RTL8139C(L) latches the status of this pin at power-up to determine what EEPROM (93C46 or 93C56) is used, afterwards, this pin is used as MA6.
MA2/EESK	О	49	The MA2-0 pins are switched to EESK, EEDI, EEDO in 93C46
MA1/EEDI	0	48	(93C56) programming or auto-load mode.
MA0/EEDO	O, I	47	
EECS	0	50	93C46 (93C56) chip select
MD0-7	I/O	108, 107, 105-100	Boot PROM data bus
ROMCSB	О	110	ROM Chip Select: This is the chip select signal of the Boot PROM.
OEB	О	88	Output Enable: This enables the output buffer of the Boot PROM or
			Flash memory during a read operation.
WEB	О	89	Write Enable: This signal strobes data into the Flash memory during a write cycle.



5.4 Power Pins

Symbol	Type	Pin No	Description
VDD	P	1, 12, 25, 35, 46, 58,	Digital Power +3.3V
		59, 106, 109, 119	
	P	77, 90, 96	Analog Power +3.3V
GND	P	7, 18, 30, 40, 55, 56,	Digital Ground
		62, 111, 112, 113, 124	
	P	74, 80, 85, 93	Analog Ground

5.5 LED Interface

Symbol	Type	Pin No]	Description		
LED0, 1, 2	О	99, 98, 97	LED pins				
			LEDS1-0	00	01	10	11
			LED0	Tx/Rx	Tx/Rx	Tx	Tx
			LED1	LINK100	LINK10/100	LINK10/100	LINK100
			LED2	LINK10	FULL	Rx	LINK10
			During power do	own mode, the	e LEDs are O	FF.	

5.6 Attachment Unit Interface

Symbol	Type	Pin No	Description
TXD+	О	92	100/10BASE-T transmit (Tx) Data
TXD-	О	91	
RXIN+	I	87	100/10BASE-T receive (Rx) Data
RXIN-	I	86	, ,
X1	I	79	25 MHz Crystal/OSC. Input
X2	О	78	Crystal Feedback Output: This output is used in crystal connection
			only. It must be left open when X1 is driven with an external 25 MHz
			oscillator.

5.7 Test and Other Pins

Symbol	Type	Pin No	Description
RTT2-3	TEST	81, 82	Chip test pins.
RTSET	I/O	84	This pin must be pulled low by a $1.7K\Omega$ resistor.
NC	-	54, 71, 72, 73, 94	Reserved



6. Register Descriptions

The RTL8139C(L) provides the following set of operational registers mapped into PCI memory space or I/O space.

Offset	R/W	Tag	Description	
0000h	R/W	IDR0	ID Register 0: The ID registers 0-5 are only permitted to read/write	
			by 4-byte access. Read access can be byte, word, or double word	
			access. The initial value is autoloaded from the EEPROM EthernetID	
			field.	
0001h	R/W	IDR1	ID Register 1	
0002h	R/W	IDR2	ID Register 2	
0003h	R/W	IDR3	ID Register 3	
0004h	R/W	IDR4	ID Register 4	
0005h	R/W	IDR5	ID Register 5	
0006h-0007h	-	<u>-</u>	Reserved	
0008h	R/W	MAR0	Multicast Register 0: The MAR registers 0-7 are only permitted to	
			read/write by 4-byte access. Read access can be byte, word, or double	
			word access. Driver is responsible for initializing these registers.	
0009h	R/W	MAR1	Multicast Register 1	
000Ah	R/W	MAR2	Multicast Register 2	
000Bh	R/W	MAR3	Multicast Register 3	
000Ch	R/W	MAR4	Multicast Register 4	
000Dh	R/W	MAR5	Multicast Register 5	
000Eh	R/W	MAR6	Multicast Register 6	
000Fh	R/W	MAR7	Multicast Register 7	
0010h-0013h	R/W	TSD0	Transmit Status of Descriptor 0	
0014h-0017h	R/W	TSD1	Transmit Status of Descriptor 1	
0018h-001Bh	R/W	TSD2	Transmit Status of Descriptor 2	
001Ch-001Fh	R/W	TSD3	Transmit Status of Descriptor 3	
0020h-0023h	R/W	TSAD0	Transmit Start Address of Descriptor0	
0024h-0027h	R/W	TSAD1	Transmit Start Address of Descriptor1	
0028h-002Bh	R/W	TSAD2	Transmit Start Address of Descriptor2	
002Ch-002Fh	R/W	TSAD3	Transmit Start Address of Descriptor3	
0030h-0033h	R/W	RBSTART	Receive (Rx) Buffer Start Address	
0034h-0035h	R	ERBCR	Early Receive (Rx) Byte Count Register	
0036h	R	ERSR	Early Rx Status Register	
0037h	R/W	CR	Command Register	
0038h-0039h	R/W	CAPR	Current Address of Packet Read (The initial value is 0FFF0h)	
003Ah-003Bh	R	CBR	Current Buffer Address: The initial value is 0000h. It reflects total	
00261 00271	D/III	n m	received byte-count in the rx buffer.	
003Ch-003Dh	R/W	IMR	Interrupt Mask Register	
003Eh-003Fh	R/W	ISR	Interrupt Status Register	
0040h-0043h	R/W	TCR	Transmit (Tx) Configuration Register	
0044h-0047h	R/W	RCR	Receive (Rx) Configuration Register	
0048h-004Bh	R/W	TCTR	Timer Count Register: This register contains a 32-bit	
			general-purpose timer. Writing any value to this 32-bit register will	
004Ch 004Eh	D /W/	MDC	reset the original timer and begin to count from zero.	
004Ch-004Fh	R/W	MPC	Missed Packet Counter: Indicates the number of packets discarded due to rx FIFO overflow. It is a 24-bit counter. After s/w reset, MPC is	
			cleared. Only the lower 3 bytes are valid.	
			When any value is written, MPC will be reset also.	
0050h	R/W	9346CR	93C46 (93C56) Command Register	
0050h	R/W	CONFIG0	Configuration Register 0	
0051h	R/W	CONFIG1	Configuration Register 1	
003411	1\/ VV	COMPIGI	Configuration Register 1	



0054h-0057h	0053H	_	_	Reserved
		R/W	TimerInt	
CONSINE R/W	000 111 000 / 11		1111141111	
as TimerInt register is zero.				
0058h				
O059h	0058h	R/W	MSR	
O05Ah				
O05Gh				9 9
O05Eh		-	-	
O05Eh		R/W	MULINT	
O05Fh				• •
O060h-0061h R			-	
D062h-0063h		R	TSAD	
0064h-0065h R BMSR Basic Mode Status Register 0066h-0067h R/W ANAR Auto-Negotiation Advertisement Register 0068h-0069h R ANLPAR Auto-Negotiation Link Partner Register 006ch-006Dh R DIS Disconnect Counter 006ch-006Fh R FCSC False Carrier Sense Counter 0070h-0071h R/W NWAYTR N-way Test Register 0072h-0073h R REC RX_ER Counter 0076-0077h - - Reserved 0076-0077h - - Reserved 0078h-007Bh R/W DYPL PARM PHY parameter 1 0070ch-0077h - - Reserved 0080h R/W PHY2 PARM PHY parameter 2 0080h R/W PHY2 PARM PHY parameter 2 0084h R/W CRC0 Power Management CRC Register 6 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register 5 for Wakeup Frame2 0087h R/W CRC3 Power Ma				•
0066h-0067h R/W ANAR Auto-Negotiation Advertisement Register 0068h-0069h R ANLPAR Auto-Negotiation Link Partner Register 006Ah-006Bh R ANER Auto-Negotiation Expansion Register 006Ch-006Dh R DIS Disconnect Counter 0076h-0071h R/W NWAYTR N-way Test Register 0072h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076h-0077h - - Reserved 0078h-007Bh R/W PHY1 PARM PHY parameter 1 0078h-007Bh R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register 1 for Wakeup Frame2 0087h R/W CRC2 Power Management CRC Register 6 for Wakeup Frame3 0088h R/W CRC3 Power Management CRC Register 7 for Wakeup Frame6				
0068h-0069h R ANLPAR Auto-Negotiation Link Partner Register 006Ah-006Bh R ANER Auto-Negotiation Expansion Register 006Ch-006Dh R DIS Disconnect Counter 0076h-007Bh R FCSC False Carrier Sense Counter 0070h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0074h-0075h - - Reserved 0078h-007Bh R/W PHY1 PARM PHY parameter 1 0070h-007Bh R/W PHY2 PARM PHY parameter 2 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - - 0084h R/W CRC0 Power Management CRC Register for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register for Wakeup Frame3 0088h R/W				
006Ah-006Bh R DIS Disconnect Counter 006Eh-006Fh R FCSC False Carrier Sense Counter 0070h-0071h R/W NWAYTR N-way Test Register 0072h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076-0077h - - Reserved 0078h-0078h R/W PHY1 PARM PHY parameter 1 007Ch-0077h R/W TW PARM PHY parameter 1 007Ch-0077h R/W TW PARM PHY parameter 2 0080h R/W PHY2 PARM PHY parameter 2 0080h R/W CRC0 Power Management CRC Register for Wakeup Frame0 0084h R/W CRC1 Power Management CRC Register for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register for Wakeup Frame3 0088h R/W CRC5 Power Management CRC Register for Wakeup Frame4 0089h				
006Ch-006Dh R DIS Disconnect Counter 006Eh-006Fh R FCSC False Carrier Sense Counter 0070h-0071h R/W NWAYTR N-way Test Register 0074h-0073h R REC RX_ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076h-007Bh R/W PHYI PARM PHY parameter 1 0076h-007Fh R/W TW PARM PHY parameter 2 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register1 for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register3 for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register4 for Wakeup Frame4 0088h R/W CRC4 Power Management CRC Register4 for Wakeup Frame5 008Ah R/W CRC5 Power Management CRC Register5 for Wakeup Frame6 <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
006Eh-006Fh R FCSC False Carrier Sense Counter 0070h-0071h R/W NWAYTR N-way Test Register 0072h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076h-0077h - - Reserved 0076h-0077h - - Reserved 0080h R/W PHY1 PARM PHY parameter 1 0080h R/W TW PARM Twister parameter 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register1 for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register3 for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register4 for Wakeup Frame3 0088h R/W CRC4 Power Management CRC Register5 for Wakeup Frame4 008Ah R/W CRC6 Power Management CRC Register6 for Wakeup Frame6 008Bh				
0070h-0071h R/W NWAYTR N-way Test Register 0072h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076-0077h - - Reserved 0078h-0078h R/W PHY1 PARM PHY parameter 1 0070h-0078h R/W TW PARM PHY parameter 2 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register for Wakeup Frame4 0088h R/W CRC4 Power Management CRC Register for Wakeup Frame5 0088h R/W CRC5 Power Management CRC Register for Wakeup Frame6 0088h R/W Wakeup1 Power Management Wakeup Frame1 (64bit)				
0072h-0073h R REC RX ER Counter 0074h-0075h R/W CSCR CS Configuration Register 0076h-0077h - - Reserved 0078h-0078h R/W PHY1 PARM PHY parameter 1 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register for Wakeup Frame3 0088h R/W CRC3 Power Management CRC Register for Wakeup Frame4 0089h R/W CRC5 Power Management CRC Register for Wakeup Frame4 008Ah R/W CRC6 Power Management CRC Register for Wakeup Frame6 008Bh R/W CRC7 Power Management Wakeup Frame6 (64bit) 008Ch-0093h R/W Wakeup1 Power Management Wakeup Frame				
0074h-0075h R/W CSCR CS Configuration Register 0076-0077h - - Reserved 0078h-007Bh R/W PHY1 PARM PHY parameter 1 007Ch-007Fh R/W TW PARM Twister parameter 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0085h R/W CRC0 Power Management CRC Register for Wakeup Frame 0 0085h R/W CRC1 Power Management CRC Register for Wakeup Frame 1 0086h R/W CRC2 Power Management CRC Register for Wakeup Frame 2 0087h R/W CRC3 Power Management CRC Register for Wakeup Frame 3 0088h R/W CRC3 Power Management CRC Register for Wakeup Frame 4 0089h R/W CRC5 Power Management CRC Register for Wakeup Frame 4 0088h R/W CRC6 Power Management CRC Register for Wakeup Frame 6 0088h R/W Wakeup C Power Management Wakeup Frame 1 (64bit) 009Ch-0093h R/W Wakeup C Power M				
O076-0078h O78h O				_
0078h-007Bh R/W PHY1 PARM PHY parameter 1 007Ch-007Fh R/W TW PARM Twister parameter 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register of For Wakeup Frame 1 0085h R/W CRC1 Power Management CRC Register 2 for Wakeup Frame 2 0087h R/W CRC3 Power Management CRC Register 3 for Wakeup Frame 3 0088h R/W CRC3 Power Management CRC Register 4 for Wakeup Frame 4 0089h R/W CRC4 Power Management CRC Register 5 for Wakeup Frame 5 008Ah R/W CRC6 Power Management CRC Register 6 for Wakeup Frame 6 008Bh R/W CRC7 Power Management CRC Register 7 for Wakeup Frame 7 008Ch-0093h R/W Wakeup0 Power Management Wakeup Frame 1 (64bit) 009Ch-00A3h R/W Wakeup1 Power Management Wakeup Frame 2 (64bit) 00A4h-00ABh R/W Wakeup3 Power Management Wakeup Frame 5 (64bit) 00BCh-		IX/ VV	CSCR	
007Ch-007Fh R/W TW PARM Twister parameter 0080h R/W PHY2 PARM PHY parameter 2 0081-0083h - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register1 for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register3 for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register4 for Wakeup Frame3 0088h R/W CRC4 Power Management CRC Register5 for Wakeup Frame4 0089h R/W CRC5 Power Management CRC Register7 for Wakeup Frame5 008Ah R/W CRC6 Power Management CRC Register7 for Wakeup Frame7 008Ch-0093h R/W Wakeup0 Power Management Wakeup Frame1 (64bit) 0094h-009Bh R/W Wakeup1 Power Management Wakeup Frame2 (64bit) 00ACh-00Bh R/W Wakeup2 Power Management Wakeup Frame3 (64bit) 00ACh-00Bh R/W Wakeup3 Power Management Wakeup Frame6 (64bit) 00BCh-00C3h		D/W/	DHV1 DARM	
0080h R/W PHY2_PARM PHY parameter 2 0081-0083h - - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register1 for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register2 for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register3 for Wakeup Frame3 0088h R/W CRC4 Power Management CRC Register4 for Wakeup Frame4 0089h R/W CRC5 Power Management CRC Register5 for Wakeup Frame5 008Ah R/W CRC6 Power Management CRC Register6 for Wakeup Frame6 008Bh R/W CRC7 Power Management Wakeup Frame0 (64bit) 009Ch-0093h R/W Wakeup0 Power Management Wakeup Frame1 (64bit) 009Ch-00A3h R/W Wakeup1 Power Management Wakeup Frame2 (64bit) 004h-00Bh R/W Wakeup3 Power Management Wakeup Frame4 (64bit) 00ACh-00Bh R/W Wakeup4 Power Management Wakeup Frame6 (64bit)			_	
0081-0083h - Reserved 0084h R/W CRC0 Power Management CRC Register0 for Wakeup Frame0 0085h R/W CRC1 Power Management CRC Register1 for Wakeup Frame1 0086h R/W CRC2 Power Management CRC Register2 for Wakeup Frame2 0087h R/W CRC3 Power Management CRC Register3 for Wakeup Frame3 0088h R/W CRC4 Power Management CRC Register4 for Wakeup Frame4 0089h R/W CRC5 Power Management CRC Register5 for Wakeup Frame5 008Ah R/W CRC6 Power Management CRC Register5 for Wakeup Frame6 008Bh R/W CRC7 Power Management CRC Register7 for Wakeup Frame6 008Ch-0093h R/W Wakeup0 Power Management Wakeup Frame0 (64bit) 009Ch-0093h R/W Wakeup1 Power Management Wakeup Frame2 (64bit) 009Ch-0093h R/W Wakeup2 Power Management Wakeup Frame3 (64bit) 000A4h-00ABh R/W Wakeup3 Power Management Wakeup Frame4 (64bit) 00BCh-00Bh R/W Wakeup4 Power Management Wakeup Frame6 (64bit)				
0084hR/WCRC0Power Management CRC Register for Wakeup Frame for Wakeup Frame for CRC10085hR/WCRC1Power Management CRC Register for Wakeup Frame for Wakeup Frame for CRC20086hR/WCRC2Power Management CRC Register for Wakeup Frame for Wakeup Frame for CRC30087hR/WCRC3Power Management CRC Register for Wakeup Frame for Management Wakeup Frame for Wakeup frame for Management Makeup Frame for Management Wakeup Frame for Wakeup Frame for Management Wakeup Frame for Wakeup Frame for Wakeup Frame for Management Wakeup Frame for Wa		IX/ VV	TITI Z_TAKWI	•
0085hR/WCRC1Power Management CRC Register1 for Wakeup Frame10086hR/WCRC2Power Management CRC Register2 for Wakeup Frame20087hR/WCRC3Power Management CRC Register3 for Wakeup Frame30088hR/WCRC4Power Management CRC Register4 for Wakeup Frame40089hR/WCRC5Power Management CRC Register5 for Wakeup Frame5008AhR/WCRC6Power Management CRC Register6 for Wakeup Frame6008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)009Ch-00A3hR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame3 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup5Power Management Wakeup Frame6 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500DDhR/WLSBCRC5LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500DDhR/WLSBCRC5LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500DDhR/WLSBCRC5LSB of the Mask byte of Wakeup Frame6 Within		D/W	- CD CO	
0086hR/WCRC2Power Management CRC Register2 for Wakeup Frame20087hR/WCRC3Power Management CRC Register3 for Wakeup Frame30088hR/WCRC4Power Management CRC Register4 for Wakeup Frame40089hR/WCRC5Power Management CRC Register5 for Wakeup Frame5008AhR/WCRC6Power Management CRC Register6 for Wakeup Frame6008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame1 (64bit)009Ch-009BhR/WWakeup1Power Management Wakeup Frame2 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup3Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup4Power Management Wakeup Frame6 (64bit)00BCh-00C3hR/WWakeup5Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup6Power Management Wakeup Frame6 (64bit)00CChR/WUSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC3LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D1hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup				
0087hR/WCRC3Power Management CRC Register3 for Wakeup Frame30088hR/WCRC4Power Management CRC Register4 for Wakeup Frame40089hR/WCRC5Power Management CRC Register5 for Wakeup Frame5008AhR/WCRC6Power Management CRC Register6 for Wakeup Frame6008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame6 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame6 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500D0hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup				
0088hR/WCRC4Power Management CRC Register4 for Wakeup Frame40089hR/WCRC5Power Management CRC Register5 for Wakeup Frame5008AhR/WCRC6Power Management CRC Register6 for Wakeup Frame6008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)0094h-009BhR/WWakeup1Power Management Wakeup Frame2 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame5 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame6 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
0089hR/WCRC5Power Management CRC Register5 for Wakeup Frame5008AhR/WCRC6Power Management CRC Register6 for Wakeup Frame6008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame6 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame6 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D0hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D1hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 75	0087h	R/W	CRC3	Power Management CRC Register3 for Wakeup Frame3
008AhR/WCRC6Power Management CRC Register for Wakeup Frame for Wakeup Frame for CRC7008BhR/WCRC7Power Management CRC Register for Wakeup Frame for Management Wakeup Frame for Wakeup Frame for Management Wakeup Frame for Wakeup f	0088h	R/W	CRC4	Power Management CRC Register4 for Wakeup Frame4
008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 75	0089h	R/W	CRC5	Power Management CRC Register5 for Wakeup Frame5
008BhR/WCRC7Power Management CRC Register7 for Wakeup Frame7008Ch-0093hR/WWakeup0Power Management Wakeup Frame0 (64bit)0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D0hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D3hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	008Ah	R/W	CRC6	Power Management CRC Register6 for Wakeup Frame6
0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	008Bh	R/W	CRC7	Power Management CRC Register7 for Wakeup Frame7
0094h-009BhR/WWakeup1Power Management Wakeup Frame1 (64bit)009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 75	008Ch-0093h	R/W	Wakeup0	Power Management Wakeup Frame0 (64bit)
009Ch-00A3hR/WWakeup2Power Management Wakeup Frame2 (64bit)00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	0094h-009Bh	R/W	Wakeup1	
00A4h-00ABhR/WWakeup3Power Management Wakeup Frame3 (64bit)00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	009Ch-00A3h	R/W		•
00ACh-00B3hR/WWakeup4Power Management Wakeup Frame4 (64bit)00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	00A4h-00ABh	R/W		• • •
00B4h-00BBhR/WWakeup5Power Management Wakeup Frame5 (64bit)00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	00ACh-00B3h	R/W	•	
00BCh-00C3hR/WWakeup6Power Management Wakeup Frame6 (64bit)00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	00B4h-00BBh	R/W	-	• ` ` `
00C4h-00CBhR/WWakeup7Power Management Wakeup Frame7 (64bit)00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	00BCh-00C3h	R/W		
00CChR/WLSBCRC0LSB of the Mask byte of Wakeup Frame0 Within Offset 12 to 7500CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75	00C4h-00CBh			
00CDhR/WLSBCRC1LSB of the Mask byte of Wakeup Frame1 Within Offset 12 to 7500CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75			-	
00CEhR/WLSBCRC2LSB of the Mask byte of Wakeup Frame2 Within Offset 12 to 7500CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75		R/W		
00CFhR/WLSBCRC3LSB of the Mask byte of Wakeup Frame3 Within Offset 12 to 7500D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
00D0hR/WLSBCRC4LSB of the Mask byte of Wakeup Frame4 Within Offset 12 to 7500D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
00D1hR/WLSBCRC5LSB of the Mask byte of Wakeup Frame5 Within Offset 12 to 7500D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
00D2hR/WLSBCRC6LSB of the Mask byte of Wakeup Frame6 Within Offset 12 to 7500D3hR/WLSBCRC7LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
00D3h R/W LSBCRC7 LSB of the Mask byte of Wakeup Frame7 Within Offset 12 to 75				
v 1				



00D8h	R/W	Config5	Configuration Register 5
00D9h-00EFh	-	=	Reserved
00F0h-00F3h	R/W	FER	Function Event Register (Cardbus only)
00F4h-00F7h	R/W	FEMR	Function Event Mask Register (CardBus only)
00F8h-00FBh	R	FPSR	Function Present State Register (CardBus only)
00FCh-00FFh	W	FFER	Function Force Event Register (CardBus only)

6.1 Receive Status Register in Rx packet header

Bit	R/W	Symbol	Description
15	R	MAR	Multicast Address Received: This bit set to 1 indicates that a multicast packet is received.
14	R	PAM	Physical Address Matched: This bit set to 1 indicates that the destination address of this packet matches the value written in ID registers.
13	R	BAR	Broadcast Address Received: This bit set to 1 indicates that a broadcast packet is received. BAR, MAR bit will not be set simultaneously.
12-6	-	-	Reserved
5	R	ISE	Invalid Symbol Error: (100BASE-TX only) This bit set to 1 indicates that an invalid symbol was encountered during the reception of this packet.
4	R	RUNT	Runt Packet Received: This bit set to 1 indicates that the received packet length is smaller than 64 bytes (i.e. media header + data + CRC < 64 bytes)
3	R	LONG	Long Packet: This bit set to 1 indicates that the size of the received packet exceeds 4k bytes.
2	R	CRC	CRC Error: When set, indicates that a CRC error occurred on the received packet.
1	R	FAE	Frame Alignment Error: When set, indicates that a frame alignment error occurred on this received packet.
0	R	ROK	Receive OK: When set, indicates that a good packet is received.



6.2 Transmit Status Register (TSD0-3)(Offset 0010h-001Fh, R/W)

The read-only bits (CRS, TABT, OWC, CDH, NCC3-0, TOK, TUN) will be cleared by the RTL8139C(L) when the Transmit Byte Count (bit12-0) in the corresponding Tx descriptor is written. It is not affected when software writes to these bits. These registers are only permitted to write by double-word access. After a software reset, all bits except the OWN bit are reset to "0".

Bit	R/W	Symbol	Description
31	R	CRS	Carrier Sense Lost: This bit is set to 1 when the carrier is lost during transmission of a packet.
30	R	TABT	Transmit Abort: This bit is set to 1 if the transmission of a packet was aborted. This bit is read only, writing to this bit is not affected.
29	R	OWC	Out of Window Collision: This bit is set to 1 if the RTL8139C(L) encountered an "out of window" collision during the transmission of a packet.
28	R	CDH	CD Heart Beat: The same as RTL8139(A/B). This bit is cleared in the 100 Mbps mode.
27-24	R	NCC3-0	Number of Collision Count: Indicates the number of collisions encountered during the transmission of a packet.
23-22	-	-	Reserved
21-16	R/W	ERTXTH5-0	Early Tx Threshold: Specifies the threshold level in the Tx FIFO to begin the transmission. When the byte count of the data in the Tx FIFO reaches this level, (or the FIFO contains at least one complete packet) the RTL8139C(L) will transmit this packet. 000000 = 8 bytes These fields count from 000001 to 111111 in unit of 32 bytes. This threshold must be avoided from exceeding 2K byte.
15	R	TOK	Transmit OK: Set to 1 indicates that the transmission of a packet was completed successfully and no transmit underrun occurs.
14	R	TUN	Transmit FIFO Underrun: Set to 1 if the Tx FIFO was exhausted during the transmission of a packet. The RTL8139C(L) can re-transfer data if the Tx FIFO underruns and can also transmit the packet to the wire successfully even though the Tx FIFO underruns. That is, when TSD <tun>=1, TSD<tok>=0 and ISR<tok>=1 (or ISR<ter>=1).</ter></tok></tok></tun>
13	R/W	OWN	OWN: The RTL8139C(L) sets this bit to 1 when the Tx DMA operation of this descriptor was completed. The driver must set this bit to 0 when the Transmit Byte Count (bit0-12) is written. The default value is 1.
12-0	R/W	SIZE	Descriptor Size: The total size in bytes of the data in this descriptor. If the packet length is more than 1792 byte (0700h), the Tx queue will be invalid, i.e. the next descriptor will be written only after the OWN bit of that long packet's descriptor has been set.



6.3 ERSR: Early Rx Status Register

(Offset 0036h, R)

Bit	R/W	Symbol	Description
7-4	-	-	Reserved
3	R	ERGood	Early Rx Good packet: This bit is set whenever a packet is completely received and the packet is good. This bit is cleared when writing 1 to it,
2	R	ERBad	Early Rx Bad packet: This bit is set whenever a packet is completely received and the packet is bad. Writing 1 will clear this bit.
1	R	EROVW	Early Rx OverWrite: This bit is set when the RTL8139C(L)'s local address pointer is equal to CAPR. In the early mode, this is different from buffer overflow. It happens that the RTL8139C(L) detected an Rx error and wanted to fill another packet data from the beginning address of that error packet. Writing 1 will clear this bit.
0	R	EROK	Early Rx OK: The power-on value is 0. It is set when the Rx byte count of the arriving packet exceeds the Rx threshold. After the whole packet is received, the RTL8139C(L) will set ROK or RER in ISR and clear this bit simultaneously. Setting this bit will invoke a ROK interrupt.

6.4 Command Register (Offset 0037h, R/W)

This register is used for issuing commands to the RTL8139C(L). These commands are issued by setting the corresponding bits for the function. A global software reset along with individual reset and enable/disable for transmitter and receiver are provided here.

Bit	R/W	Symbol	Description
7-5	-	=	Reserved
4	R/W	RST	Reset: Setting to 1 forces the RTL8139C(L) to a software reset state which disables the transmitter and receiver, reinitializes the FIFOs, resets the system buffer pointer to the initial value (Tx buffer is at TSAD0, Rx buffer is empty). The values of IDR0-5 and MAR0-7 and PCI configuration space will have no changes. This bit is 1 during the reset operation, and is cleared to 0 by the RTL8139C(L) when the reset operation is complete.
3	R/W	RE	Receiver Enable: When set to 1, and the receive state machine is idle, the receive machine becomes active. This bit will read back as a 1 whenever the receive state machine is active. After initial power-up, software must insure that the receiver has completely reset before setting this bit.
2	R/W	TE	Transmitter Enable: When set to 1, and the transmit state machine is idle, then the transmit state machine becomes active. This bit will read back as a 1 whenever the transmit state machine is active. After initial power-up, software must insure that the transmitter has completely reset before setting this bit.
1	-	=	Reserved
0	R	BUFE	Buffer Empty: The Rx buffer is empty; There is no packet stored in the Rx buffer ring.



6.5 Interrupt Mask Register (Offset 003Ch-003Dh, R/W)

This register masks the interrupts that can be generated from the ISR. Writing a "1" to the bit enables the corresponding interrupt. During a hardware reset, all mask bits are cleared. Setting a mask bit allows the corresponding bit in the ISR to cause an interrupt. ISR bits are always set to 1, however, if the condition is present, regardless of the state of the corresponding mask bit.

Bit	R/W	Symbol	Description
15	R/W	SERR	System Error Interrupt: 1 => Enable, 0 => Disable.
14	R/W	TimeOut	Time Out Interrupt: 1 => Enable, 0 => Disable.
13	R/W	LenChg	Cable Length Change Interrupt: 1 => Enable, 0 => Disable.
12-7	-	=	Reserved
6	R/W	FOVW	Rx FIFO Overflow Interrupt: 1 => Enable, 0 => Disable.
5	R/W	PUN/LinkChg	Packet Underrun/Link Change Interrupt: 1 => Enable, 0 =>
			Disable.
4	R/W	RXOVW	Rx Buffer Overflow Interrupt: 1 => Enable, 0 => Disable.
3	R/W	TER	Transmit Error Interrupt: 1 => Enable, 0 => Disable.
2	R/W	TOK	Transmit OK Interrupt: 1 => Enable, 0 => Disable.
1	R/W	RER	Receive Error Interrupt: 1 => Enable, 0 => Disable.
0	R/W	ROK	Receive OK Interrupt: 1 => Enable, 0 => Disable.

6.6 Interrupt Status Register (Offset 003Eh-003Fh, R/W)

This register indicates the source of an interrupt when the INTA pin goes active. Enabling the corresponding bits in the Interrupt Mask Register (IMR) allows bits in this register to produce an interrupt. When an interrupt is active, one of more bits in this register are set to a "1". The interrupt Status Register reflects all current pending interrupts, regardless of the state of the corresponding mask bit in the IMR. Reading the ISR clears all interrupts. Writing to the ISR has no effect.

Bit	R/W	Symbol	Description
15	R/W	SERR	System Error: Set to 1 when the RTL8139C(L) signals a system error on the PCI bus.
14	R/W	TimeOut	Time Out: Set to 1 when the TCTR register reaches to the value of the TimerInt register.
13	R/W	LenChg	Cable Length Change: Cable length is changed after Receiver is enabled.
12 - 7	-	-	Reserved
6	R/W	FOVW	Rx FIFO Overflow: Set when an overflow occurs on the Rx status FIFO.
5	R/W	PUN/LinkChg	Packet Underrun/Link Change: Set to 1 when CAPR is written but Rx buffer is empty, or when link status is changed.
4	R/W	RXOVW	Rx Buffer Overflow: Set when receive (Rx) buffer ring storage resources have been exhausted.
3	R/W	TER	Transmit (Tx) Error: Indicates that a packet transmission was aborted, due to excessive collisions, according to the TXRR's setting
2	R/W	TOK	Transmit (Tx) OK: Indicates that a packet transmission is completed successfully.
1	R/W	RER	Receive (Rx) Error: Indicates that a packet has either CRC error or frame alignment error (FAE). The collided frame will not be recognized as CRC error if the length of this frame is shorter than 16 byte.
0	R/W	ROK	Receive (Rx) OK: In normal mode, indicates the successful completion of a packet reception. In early mode, indicates that the Rx byte count of the arriving packet exceeds the early Rx threshold.



6.7 Transmit Configuration Register (Offset 0040h-0043h, R/W)

This register defines the Transmit Configuration for the RTL8139C(L). It controls such functions as Loopback, Heartbeat, Auto Transmit Padding, programmable Interframe Gap, Fill and Drain Thresholds, and maximum DMA burst size.

Bit	R/W	Symbol	Description						
31	-	-	Reserved	Reserved					
30-26	R	HWVERID	Hardware Vers	ion ID:					
				Bit30	Bit29	Bit28	Bit27	Bit26	Bit23
			RTL8139	1	1	0	0	0	0
			RTL8139A	1	1	1	0	0	0
			RTL8139A-G	1	1	1	0	0	1
			RTL8139B	1	1	1	1	0	0
			RTL8130	1	1	1	1	1	0
			RTL8139C	1	1	1	0	1	0
			Reserved		A	ll other c	ombinati	on	
25-24	R/W	IFG1, 0	gap time below 100Mbps. The time and 960ns to 84 will violate the I	the star me can be ons (100) EEE 802.	ndards o e progran Mbps). N 3 standa	f 9.6 us nmed from Note that rd.	for 101 m 9.6 us	Mbps, 96 to 8.4 us	0 ns for (10Mbps)
			The formula for 10 Mbps 100 Mbps	the inter	frame gaj	8.4us +	0.4(IFG(- 40(IFG(
23	R	8139A-G	RTL8139A rev.0	7 ID = 1	For othe			1.0)) 115	
22-19	-	-	Reserved	3 115 1.	1 or othe	15, 1115 0	11 15 0.		
18, 17	R/W	LBK1, LBK0	Loopback test: Loopback test co the link state.						
			00: normal opera 01: Reserved 10: Reserved 11: Loopback me						
16	R/W	CRC	Append CRC: 0: A CRC is appell: No CRC appell						
15-11	-	-	Reserved						
10-8	R/W	MXDMA2, 1, 0	Max DMA Bu maximum size of table: 000 = 16 bytes 001 = 32 bytes 010 = 64 bytes 011 = 128 bytes 100 = 256 bytes 101 = 512 bytes 110 = 1024 bytes 111 = 2048 bytes	f transmit					



7-4	R/W	TXRR	Tx Retry Count: These are used to specify additional transmission retries in multiples of 16 (IEEE 802.3 CSMA/CD retry count). If the TXRR is set to 0, the transmitter will re-transmit 16 times before aborting due to excessive collisions. If the TXRR is set to a value greater than 0, the transmitter will re-transmit a number of times equal to the following formula before aborting: Total retries = 16 + (TXRR * 16) The TER bit in the ISR register or transmit descriptor will be set when the transmission fails and reaches to this specified retry count.
3-1	-	-	Reserved
0	W	CLRABT	Clear Abort: Setting this bit to 1 causes the RTL8139C(L) to retransmit the packet at the last transmitted descriptor when this transmission was aborted. Setting this bit is only permitted in the transmit abort state.

6.8 Receive Configuration Register (Offset 0044h-0047h, R/W)

This register is used to set the receive configuration for the RTL8139C(L). Receive properties such as accepting error packets, runt packets, setting the receive drain threshold etc. are controlled here.

Bit	R/W	Symbol	Description
31-28	-	-	Reserved
27-24	R/W	ERTH3, 2, 1, 0	Early Rx threshold bits: These bits are used to select the Rx threshold multiplier of the whole packet that has been transferred to the system buffer in early mode when the frame protocol is under the RTL8139C(L)'s definition. $0000 = \text{no early rx threshold}$ $0001 = 1/16$
			0010 = 2/16 $0011 = 3/16$ $0100 = 4/16$ $0101 = 5/16$ $0110 = 6/16$ $0111 = 7/16$ $1000 = 8/16$ $1010 = 10/16$ $1011 = 11/16$ $1100 = 12/16$ $1101 = 13/16$ $1111 = 15/16$
23-18	-	-	Reserved
17	R/W	MulERINT	Multiple early interrupt select: When this bit is set, any received packet invokes early interrupt according to MULINT <misr[11:0]> setting in early mode. When this bit is reset, the packets of familiar protocol (IPX, IP, NDIS, etc) invoke early interrupt according to RCR<erth[3:0]> setting in early mode. The packets of unfamiliar protocol will invoke early interrupt according to the setting of MULINT<misr[11:0]>.</misr[11:0]></erth[3:0]></misr[11:0]>
16	R/W	RER8	The RTL8139C(L) receives the error packet whose length is larger than 8 bytes after setting the RER8 bit to 1. The RTL8139C(L) receives the error packet larger than 64-byte long when the RER8 bit is cleared. The power-on default is zero. If AER or AR is set, the RER will be set when the RTL8139C(L) receives an error packet whose length is larger than 8 bytes. The RER8 is "Don't care "in this situation.
15-13	R/W	RXFTH2, 1, 0	Rx FIFO Threshold: Specifies Rx FIFO Threshold level. When the number of the received data bytes from a packet, which is being received into the RTL8139C(L)'s Rx FIFO, has reached to this level (or the FIFO has contained a complete packet), the receive PCI bus master function will begin to transfer the data from the FIFO to the host



			memory. This field sets the threshold level according to the following table:
			000 = 16 bytes
			001 = 32 bytes
			010 = 64 bytes
			011 = 128 bytes
			100 = 256 bytes
			101 = 512 bytes
			110 = 1024 bytes
			111 = no rx threshold. The RTL8139C(L) begins the transfer of data
			after having received a whole packet in the FIFO.
12-11	R/W	RBLEN1, 0	Rx Buffer Length: This field indicates the size of the Rx ring buffer.
			00 = 8k + 16 byte
			01 = 16k + 16 byte
			10 = 32K + 16 byte
10.0	D /777	100001010	11 = 64K + 16 byte
10-8	R/W	MXDMA2, 1, 0	Max DMA Burst Size per Rx DMA Burst: This field sets the maximum size of the receive DMA data bursts according to the following
			table:
			000 = 16 bytes
			001 = 32 bytes
			010 = 64 bytes
			011 = 128 bytes
			100 = 256 bytes
			101 = 512 bytes
			110 = 1024 bytes
			111 = unlimited
7	R/W	WRAP	0: The RTL8139C(L) will transfer the rest of the packet data into the
,			beginning of the Rx buffer if this packet has not been completely
			moved into the Rx buffer and the transfer has arrived at the end of
			the Rx buffer.
			1: The RTL8139C(L) will keep moving the rest of the packet data into the
			memory immediately after the end of the Rx buffer, if this packet has
			not been completely moved into the Rx buffer and the transfer has
			arrived at the end of the Rx buffer. The software driver must reserve at
			least 1.5K bytes buffer to accept the remainder of the packet. We
			assume that the remainder of the packet is X bytes. The next packet will
			be moved into the memory from the X byte offset at the top of the Rx
			buffer.
6	R	9356SEL	This bit is invalid when Rx buffer is selected to 64K bytes. EEPROM Select: This bit reflects what type of EEPROM is used.
U	I N	93303EL	1: The EEPROM used is 9356.
			0: The EEPROM used is 9336.
5	R/W	AER	Accept Error Packets: This bit determines if packets with CRC error,
	10/ 44	ALK	alignment error and/or collided fragments will be accepted or rejected.
			0: Reject error packets
			1: Accept error packets
4	R/W	AR	Accept Runt Packets: This bit allows the receiver to accept packets
			that are smaller than 64 bytes. The packet must be at least 8 bytes long to
			be accepted as a runt.
			0: Reject runt packets
			1: Accept runt packets
3	R/W	AB	Accept Broadcast Packets: This bit allows the receiver to accept or
			reject broadcast packets.
			0: Reject broadcast packets
			1: Accept broadcast packets



2	R/W	AM	Accept Multicast Packets: This bit allows the receiver to accept or reject multicast packets. 0: Reject multicast packets 1: Accept multicast packets
1	R/W	APM	Accept Physical Match Packets: This bit allows the receiver to accept or reject physical match packets. 0: Reject physical match packets 1: Accept physical match packets
0	R/W	AAP	Accept Physical Address Packets: This bit allows the receiver to accept or reject packets with a physical destination address. 0: Reject packets with a physical destination address 1: Accept packets with a physical destination address

6.9 9346CR: 93C46 (93C56) Command Register (Offset 0050h, R/W)

Bit	R/W	Symbol			Description		
7-6	R/W	EEM1-0	Operating	Mode: T	These 2 bits select the RTL8139C(L) operating mode.		
			EEM1	EEM0	Operating Mode		
			0	0	Normal (RTL8139C(L) network/host communication mode)		
			0	1	Auto-load: Entering this mode will make the RTL8139C(L) load the contents of 93C46 (93C56) as when the RSTB signal is asserted. This auto-load operation will take about 2 ms. After it is completed, the RTL8139C(L) goes back to the normal mode automatically (EEM1 = EEM0 = 0) and all the other registers are reset to default values.		
			1	0	93C46 (93C56) programming: In this mode, both network and host bus master operations are disabled. The 93C46 (93C56) can be directly accessed via bit3-0 which now reflect the states of EECS, EESK, EEDI, & EEDO pins respectively.		
			1	1	Config register write enable: Before writing to CONFIGO, 1, 3, 4 registers, and bit13, 12, 8 of BMCR(offset 62h-63h), the RTL8139C(L) must be placed in this mode. This will prevent RTL8139C(L)'s configurations from accidental change.		
4-5	- D/W/	-	Reserved	G	A CERCO FROM FEDI O FEDO : :		
3	R/W	EECS			ne state of EECS, EESK, EEDI & EEDO pins in		
2	R/W	EESK		auto-load or 93C46 (93C56) programming mode and are valid only when Flash bit is cleared.			
1	R/W	EEDI					
0	R	EEDO	note: EESI	X, EEDI 8	and EEDO is valid after boot ROM complete.		



6.10 CONFIG 0: Configuration Register 0

(Offset 0051h, R/W)

Bit	R/W	Symbol	Description			
7	R	SCR	Scrambler M	ode: Alway	/s 0.	
6	R	PCS	PCS Mode: A	Always 0.		
5	R	T10	10 Mbps Mo	de: Always	0.	
4-3	R	PL1, PL0	Select 10 Mb	ps medium	type: Alw	rays (PL1, PL0) = (1, 0)
2-0	R	BS2, BS1, BS0	Select Boot R	OM size		
			BS2	BS1	BS0	Description
			0	0	0	No Boot ROM
			0	0	1	8K Boot ROM
			0	1	0	16K Boot ROM
			0	1	1	32K Boot ROM
			1	0	0	64K Boot ROM
			1	0	1	128K Boot ROM
			1	1	0	unused
			1	1	1	unused



6.11 CONFIG 1: Configuration Register 1 (Offset 0052h, R/W)

(Onset	003211	, IV VV <i>j</i>					
Bit	R/W	Symbol			Description		
7-6	R/W	LEDS1-0	Refer to LED PIN defin	ition.	These bits' initial value	come from 93C46/93C	256.
5	R/W	DVRLOAD	Driver Load: Software may use this bit to make sure that the driver has been loaded. Writing 1 is 1. Writing 0 is 0. When the command register bits IOEN, MEMEN, and BMEN of the PCI configuration space are written, the RTL8139C(L) will clear this bit automatically.				
4	R/W	LWACT	LWAKE active mode: The LWACT bit and LWPTN bit in the CONFIG4 register are used to program the LWAKE pin's output signal. According to the combination of these two bits, there may be 4 choices of LWAKE signal, i.e., active high, active low, positive (high) pulse, and negative (low) pulse. The output pulse width is about 150 ms. In CardBus applications, the LWACT and LWPTN have no meaning. The default value of each of these two bits is 0, i.e., the default output signal of the LWAKE pin is an active high signal.				
			LWAKE output LWACT				
					0	1	
			LWPTN	0	Active high*	Active low	
				1	Positive pulse	Negative pulse	
			* Default value.				
3	R	MEMMAP			rational registers are mapp		ace.
2	R	IOMAP			nal registers are mapped i		
1	R/W	VPD			used to set to enable Vit C56 from within offset 4		'PD
0	R/W	PMEn	Let A denote the Ne Configuration space off Let B denote the Cap_I Let C denote the Cap_I space offset 50H. Let D denote the power offset from 52H to 57H	3C46 w_Caset 06 Ptr resolution of the control of th	CR register EEM1=EEM. ap bit (bit 4 of the Sta 6H. gister in the PCI Configu ower management) register nagement registers in the Ptr (power management) 1H. t valid	atus Register) in the stration space offset 34Her in the PCI Configuration space PCI Configuration space.	I. tion pace



6.12 Media Status Register (Offset 0058h, R/W)

This register allows configuration of a variety of device and PHY options, and provides PHY status information.

Bit	R/W	Symbol	Description			
7	R/W	TXFCE/ LdTXFCE	Tx Flow Control Enable: The flow control is valid in full-duples mode only. This register's default value comes from 93C46 (93C56).			
			RTL8139C(L) Remote TXFCE/LdTXFCE			
			ANE = 1 NWAY FLY mode R/O			
			ANE = 1 NWAY mode only R/W			
			ANE = 1 No NWAY R/W			
			ANE = 0 & R/W			
			full-duplex mode			
			ANE = 0 & invalid			
			half-duplex mode			
6	R/W	RXFCE	NWAY FLY mode: NWAY with flow control capability NWAY mode only: NWAY without flow control capability RX Flow control Enable: The flow control is enabled in full-duplex			
0	K/W	KAFCE	mode only. The default value comes from 93C46 (93C56).			
5			Reserved			
4	R	Aux Status	Aux. Power present Status:			
	K	Aux_Status	1: The Aux. Power is present.			
			0: The Aux. Power is absent.			
			The value of this bit is fixed after each PCI reset.			
3	R	SPEED_10	Speed: Set, when current media is 10 Mbps mode. Reset, when current media is 100 Mbps mode.			
2	R	LINKB	Inverse of Link status: 0 = Link OK. 1 = Link Fail.			
1	R	TXPF	Transmit Pause Flag: Set when the RTL8139C(L) sends pause packet.			
			Reset when the RTL8139C(L) sends timer done packet.			
0	R	RXPF	Receive Pause Flag: Set when the RTL8139C(L) is in backoff state			
			because a pause packet received. Reset when pause state is clear.			

6.13 CONFIG 3: Configuration Register3 (Offset 0059h, R/W)

Bit	R/W	Symbol	Description
7	R	GNTSel	Gnt Select: Select the Frame's asserted time after the Grant signal has been asserted. The Frame and Grant are the PCI signals. 1: Delay one clock from GNT assertion 0: No delay
6	R/W	PARM_En	Parameter Enable: (These parameters are used in 100Mbps mode) Setting to 0 and 9346CR register EEM1=EEM0=1 enable the PHY1_PARM, PHY2_PARM, TW_PARM be written via software. Setting to 1 will allow parameters auto-loaded from 93C46 (93C56) and disable writing to PHY1_PARM, PHY2_PARM and TW_PARM registers via software. The PHY1_PARM, PHY2_PARM, and TW_PARM can be auto-loaded from EEPROM in this mode. The parameter auto-load process is executed every time when the Link is OK in 100Mbps mode.



5	R/W	Magic	Magic Packet: This bit is valid when the PWEn bit of CONFIG1 register is set. The RTL8139C(L) will assert the PMEB signal to wakeup the operating system when the Magic Packet is received. Once the RTL8139C(L) has been enabled for Magic Packet wakeup and has been put into adequate state, it scans all incoming packets addressed to the node for a specific data sequence, which indicates to the controller that this is a Magic Packet frame. A Magic Packet frame must also meet the basic requirements: Destination address + Source address + data + CRC The destination address may be the node ID of the receiving station or a multicast address, which includes the broadcast address. The specific sequence consists of 16 duplications of 6 byte ID registers, with no breaks or interrupts. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream, 6 bytes of FFh. The device will also accept a multicast address, as long as the 16 duplications of the IEEE address match the address of the ID registers. If the Node ID is 11h 22h 33h 44h 55h 66h, then the magic frame's format is like the following: Destination address + source address + MISC + FF FF FF FF FF FF FF + MISC + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22 33 44 55 66 + 11 22
4	R/W	LinkUp	Link Up: This bit is valid when the PWEn bit of CONFIG1 register is set. The RTL8139C(L), in adequate power state, will assert the PMEB signal to wakeup the operating system when the cable connection is re-established.
3	R	CardB_En	Card Bus Enable: Set to 1 to enable CardBus related registers and functions. Set to 0 to disable CardBus related registers and functions.
2	R	CLKRUN_En	CLKRUN Enable: Set to 1 to enable CLKRUN. Set to 0 to disable CLKRUN.
1	R	FuncRegEn	Functions Registers Enable (CardBus only): Set to 1 to enable the 4 Function Registers (Function Event Register, Function Event Mask Register, Function Present State Register, and Function Force Event Register) for CardBus application. Set to 0 to disable the 4 Function Registers for CardBus application.
0	R	FBtBEn	Fast Back to Back Enable: Set to 1 to enable Fast Back to Back.



5.14 CONFIG 4: Configuration Register4

(Offset 005Ah, R/W)

Bit	R/W	Symbol	Description
7	R/W	RxFIFOAutoClr	When set to 1, the RTL8139C(L) will clear the Rx FIFO overflow automatically.
6	R/W	AnaOff	Analog Power Off: This bit can not be auto-loaded from EEPROM (9346 or 9356). 1: Turn off the analog power of the RTL8139C(L) internally. 0: Normal working state. This is also power-on default value.
5	R/W	LongWF	Long Wake-up Frame: The initial value comes from EEPROM autoload. Set to 1: The RTL8139C(L) supports up to 5 wake-up frames, each with 16-bit CRC algorithm for MS Wakeup Frame, the low byte of 16-bit CRC should be placed at the correspondent CRC register, and the high byte of 16-bit CRC should be placed at the correspondent LSBCRC register. The wake-up frame 0 and 1 are the same as above, except that the masked bytes start from offset 0 to 63. The wake-up frame 2 and 3 are merged into one long wake-up frame respectively with masked bytes selected from offset 0 to 127. The wake-up frame 4 and 5, 6 and 7 are merged respectively into another 2 long wake-up frames. Please refer to 7.4 PCI Power Management functions for a detailed description. Set to 0: The RTL8139C(L) supports up to 8 wake-up frames, each with masked bytes selected from offset 12 to 75.
4	R/W	LWPME	LANWAKE vs. PMEB: Set to 1: The LWAKE can only be asserted when the PMEB is asserted and the ISOLATEB is low. Set to 0: The LWAKE and PMEB are asserted at the same time. In CardBus application, this bit has no meaning.
3	-	-	Reserved
2	R/W	LWPTN	LWAKE pattern: Please refer to LWACT bit in CONFIG1 register.
1	-	-	Reserved
0	R/W	PBWakeup	Pre-Boot Wakeup: The initial value comes from EEPROM autoload. 1: Pre-Boot Wakeup disabled. (suitable for CardBus and MiniPCI application) 0: Pre-Boot Wakeup enabled.



6.15 Multiple Interrupt Select Register (Offset 005Ch-005Dh, R/W)

If the received packet data is not a familiar protocol (IPX, IP, NDIS, etc.) to RTL8139C(L), RCR<ERTH[3:0]> will not be used to transfer data in early mode. This register will be written to the received data length in order to make an early Rx interrupt for the unfamiliar protocol.

Bit	R/W	Symbol	Description
15-12	-	-	Reserved
11-0	R/W	MISR11-0	Multiple Interrupt Select: Indicates that the RTL8139C(L) makes an Rx interrupt after RTL8139C(L) has transferred the byte data into the system memory. If the value of these bits is zero, there will be no early interrupt as soon as the RTL8139C(L) prepares to execute the first PCI transaction of the received data. Bit1, 0 must be zero. The ERTH3-0 bits should not be set to 0 when the multiple interrupt select register is used.

The above is true when MulERINT=0 (bit17, RCR). When MulERINT=1, any received packet invokes early interrupt according to MISR[11:0] setting in early mode.

6.16 PCI Revision ID

(Offset 005Eh, R)

Bit	R/W	Symbol	Description
7-0	R	Revision ID	The value in PCI Configuration Space offset 08h is 10h.

6.17 Transmit Status of All Descriptors (TSAD) Register

(Offset 0060h-0061h, R/W)

Bit	R/W	Symbol	Description
15	R	TOK3	TOK bit of Descriptor 3
14	R	TOK2	TOK bit of Descriptor 2
13	R	TOK1	TOK bit of Descriptor 1
12	R	TOK0	TOK bit of Descriptor 0
11	R	TUN3	TUN bit of Descriptor 3
10	R	TUN2	TUN bit of Descriptor 2
9	R	TUN1	TUN bit of Descriptor 1
8	R	TUN0	TUN bit of Descriptor 0
7	R	TABT3	TABT bit of Descriptor 3
6	R	TABT2	TABT bit of Descriptor 2
5	R	TABT1	TABT bit of Descriptor 1
4	R	TABT0	TABT bit of Descriptor 0
3	R	OWN3	OWN bit of Descriptor 3
2	R	OWN2	OWN bit of Descriptor 2
1	R	OWN1	OWN bit of Descriptor 1
0	R	OWN0	OWN bit of Descriptor 0



6.18 Basic Mode Control Register (Offset 0062h-0063h, R/W)

Bit	Name	Description/Usage	Default/ Attribute
15	Reset	This bit sets the status and control registers of the PHY(register 0062-0074H) in a default state. This bit is self-clearing. 1 = software reset; 0 = normal operation.	0, RW
14	-	Reserved	-
13	Spd_Set	This bit sets the network speed. 1 = 100Mbps; 0 = 10Mbps. This bit's initial value comes from 93C46 (93C56).	0, RW
12	Auto Negotiation Enable (ANE)	This bit enables/disables the NWay auto-negotiation function. Set to 1 to enable auto-negotiation, bit13 will be ignored. Set to 0 disables auto-negotiation, bit13 and bit8 will determine the link speed and the data transfer mode, respectively. This bit's initial value comes from 93C46 (93C56).	0, RW
11-10	-	Reserved	-
9	Restart Auto Negotiation	This bit allows the NWay auto-negotiation function to be reset. 1 = re-start auto-negotiation; 0 = normal operation.	0, RW
8	Duplex Mode	This bit sets the duplex mode. 1 = full-duplex; 0 = normal operation. This bit's initial value comes from 93C46 (93C56). If bit12 = 1, read = status write = register value. If bit12 = 0, read = write = register value.	0, RW
7-0	-	Reserved	-

6.19 Basic Mode Status Register

(Offset 0064h-0065h, R)

Bit	Name	Description/Usage	Default/ Attribute
15	100Base-T4	1 = enable 100Base-T4 support; 0 = suppress 100Base-T4 support.	0, RO
14	100Base_TX_ FD	1 = enable 100Base-TX full duplex support;	1, RO
		0 = suppress 100Base-TX full duplex support.	
13	100BASE_TX_H	1 = enable 100Base-TX half-duplex support;	1, RO
	D	0 = suppress 100Base-TX half-duplex support.	
12	10Base_T_FD	1 = enable 10Base-T full duplex support;	1, RO
		0 = suppress 10Base-T full duplex support.	
11	10_Base_T_HD	1 = enable 10Base-T half-duplex support;	1, RO
		0 = suppress 10Base-T half-duplex support.	
10-6	-	Reserved	=
5	Auto Negotiation	1 = auto-negotiation process completed;	0, RO
	Complete	0 = auto-negotiation process not completed.	
4	Remote Fault	1 = remote fault condition detected (cleared on read);	0, RO
		0 = no remote fault condition detected.	
3	Auto Negotiation	1 = Link had not been experienced fail state.	1, RD
		0 = Link had been experienced fail state	
2	Link Status	1 = valid link established;	0, RO
		0 = no valid link established.	
1	Jabber Detect	1 = jabber condition detected; $0 = no jabber condition detected$.	0, RO
0	Extended	1 = extended register capability; 1, RO	
	Capability	0 = basic register capability only.	



6.20 Auto-negotiation Advertisement Register (Offset 0066h-0067h, R/W)

Bit	Name	Description/Usage	Default/ Attribute
15	NP	Next Page bit.	0, RO
		1 = transmitting the protocol specific data page;	
		0 = transmitting the primary capability data page	
14	ACK	1 = acknowledge reception of link partner capability data word.	0, RO
13	RF	1 = advertise remote fault detection capability;	0, RW
		0 = do not advertise remote fault detection capability.	
12-11	-	Reserved	-
10	Pause	1 = flow control is supported by local node.	The default value
		0 = flow control is not supported by local mode.	comes from
			EEPROM, RO
9	T4	1 = 100Base-T4 is supported by local node;	0, RO
		0 = 100Base-T4 not supported by local node.	
8	TXFD	1 = 100Base-TX full duplex is supported by local node;	1, RW
		0 = 100Base-TX full duplex not supported by local node.	
7	TX	1 = 100Base-TX is supported by local node;	1, RW
		0 = 100Base-TX not supported by local node.	
6	10FD	1 = 10Base-T full duplex supported by local node;	1, RW
		0 = 10Base-T full duplex not supported by local node.	
5	10	1 = 10Base-T is supported by local node;	1, RW
		0 = 10Base-T not supported by local node.	
4-0	Selector	Binary encoded selector supported by this node. Currently only	<00001>, RW
		CSMA/ CD <00001> is specified. No other protocols are	
		supported.	

6.21 Auto-Negotiation Link Partner Ability Register (Offset 0068h-0069h, R)

Bit	Name	Description/Usage	Default/ Attribute
15	NP	Next Page bit.	0, RO
		1 = transmitting the protocol specific data page;	
		0 = transmitting the primary capability data page	
14	ACK	1 = link partner acknowledges reception of local node's capability	0, RO
		data word.	
13	RF	1 = link partner is indicating a remote fault.	0, RO
12-11	-	Reserved	-
10	Pause	1 = Flow control is supported by link partner,	0, RO
		0 = Flow control is not supported by link partner.	
9	T4	1 = 100Base-T4 is supported by link partner;	0, RO
		0 = 100Base-T4 not supported by link partner.	
8	TXFD	1 = 100Base-TX full duplex is supported by link partner;	0, RO
		0 = 100Base-TX full duplex not supported by link partner.	
7	TX	1 = 100Base-TX is supported by link partner;	0, RO
		0 = 100Base-TX not supported by link partner.	
6	10FD	1 = 10Base-T full duplex is supported by link partner; 0, RO	
		0 = 10Base-T full duplex not supported by link partner.	
5	10	1 = 10Base-T is supported by link partner; 0, Ro	
		0 = 10Base-T not supported by link partner.	
4-0	Selector	Link Partner's binary encoded node selector. Currently only	<00000>, RO
		CSMA/CD <00001> is specified.	



6.22 Auto-negotiation Expansion Register (Offset 006Ah-006Bh, R)

This register contains additional status for NWay auto-negotiation.

Bit	Name	Description/Usage	Default/ Attribute
15-5	-	Reserved. These bits are always set to 0.	-
4	MLF	Status indicating if a multiple link fault has occurred. 1 = fault occurred; 0 = no fault occurred.	0, RO
3	LP_NP_ABLE	Status indicating if the link partner supports Next Page negotiation. 1 = supported; 0 = not supported.	0, RO
2	NP_ABLE	This bit indicates if the local node is able to send additional Next Pages.	0, RO
1	PAGE_RX	This bit is set when a new Link Code Word Page has been received. The bit is automatically cleared when the auto-negotiation link partner's ability register (register 5) is read by management.	0, RO
0	LP_NW_ABLE	1 = link partner supports NWay auto-negotiation. 0, R	

6.23 Disconnect Counter (Offset 006Ch-006Dh, R)

Bit	Name	Description/Usage	Default/ Attribute
15-0	DCNT	This 16-bit counter increments by 1 for every disconnect event. It rolls	h'[0000],
		over when becomes full. It is cleared to zero by read command.	R

6.24 False Carrier Sense Counter (Offset 006Eh-006Fh, R)

This counter provides information required to implement the "False Carriers" attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification.

Bit	Name	Description/Usage	Default/ Attribute
15-0	FCSCNT	This 16-bit counter increments by 1 for each false carrier event. It is	h'[0000],
		cleared to zero by read command.	R

6.25 NWay Test Register (Offset 0070h-0071h, R/W)

Bit	Name	Description/Usage	Default/ Attribute
15-8	-	Reserved	-
7	NWLPBK	1 = set NWay to loopback mode.	0, RW
6-4	-	Reserved	-
3	ENNWLE	1 = LED0 Pin indicates linkpulse	0, RW
2	FLAGABD	1 = Auto-neg experienced ability detect state	0, RO
1	FLAGPDF	1 = Auto-neg experienced parallel detection fault state	0, RO
0	FLAGLSC	1 = Auto-neg experienced link status check state 0,	



6.26 RX_ER Counter (Offset 0072h-0073h, R)

Bit	Name	Description/Usage	Default/ Attribute
15-0	RXERCNT	This 16-bit counter increments by 1 for each valid packet received.	h'[0000],
		It is cleared to zero by read command.	R

6.27 CS Configuration Register (Offset 0074h-0075h, R/W)

Bit	Name	Description/Usage	Default/ Attribute
15	Testfun	1 = Auto-neg speeds up internal timer	0,WO
14-10	-	Reserved	-
9	LD	Active low TPI link disable signal. When low, TPI still transmits link pulses and TPI stays in good link state.	1, RW
8	HEART BEAT	1 = HEART BEAT enable, 0 = HEART BEAT disable. HEART BEAT function is only valid in 10Mbps mode.	1, RW
7	JBEN	1 = enable jabber function. $0 = $ disable jabber function	1, RW
6	F_LINK_100	Used to login force good link in 100Mbps for diagnostic purposes. 1 = DISABLE, 0 = ENABLE.	1, RW
5	F_Connect	Assertion of this bit forces the disconnect function to be bypassed.	0, RW
4	-	Reserved	-
3	Con_status	This bit indicates the status of the connection. 1 = valid connected link detected; 0 = disconnected link detected.	0, RO
2	Con_status_En	Assertion of this bit configures LED1 pin to indicate connection status.	0, RW
1	-	Reserved -	
0	PASS SCR	Bypass Scramble 0, RW	

6.28 Flash Memory Read/Write Register (Offset 00D4h-00D7h, R/W)

R/W **Symbol Description** 31-24 R/W MD7-MD0 Flash Memory Data Bus: These bits set and reflect the state of the MD7 - MD0 pins, during write and read process respectively. 23-21 Reserved 20 W **ROMCSB Chip Select:** This bit sets the state of the ROMCSB pin. 19 W Output Enable: This bit sets the state of the OEB pin. OEB 18 W WEB Write Enable: This bit sets the state of the WEB pin. 17 W SWRWEn Enable software access to flash memory: 0: Disable read/write access to flash memory via software. 1: Enable read/write access to flash memory via software and disable the EEPROM access during flash memory access via software. W MA16-MA0 16-0 Flash Memory Address Bus: These bits set the state of the MA16-0 pins.



6.29 Config5: Configuration Register 5 (Offset 00D8h, R/W)

This register, unlike other Config registers, is not protected by the 93C46 Command register. Therefore, there is no need to enable Config register write prior to writing to Config5.

Bit	R/W	Symbol	Description
7	-	-	Reserved
6	R/W	BWF	Broadcast Wakeup Frame: 0: Default value. Disable Broadcast Wakeup Frame with mask bytes of only DID field = FF FF FF FF FF. 1: Enable Broadcast Wakeup Frame with mask bytes of only DID field = FF FF FF FF FF. The power-on default value of this bit is 0.
5	R/W	MWF	Mroadcast Wakeup Frame: 0: Default value. Disable Multicast Wakeup Frame with mask bytes of only DID field, which is a multicast address. 1: Enable Multicast Wakeup Frame with mask bytes of only DID field, which is a multicast address. The power-on default value of this bit is 0.
4	R/W	UWF	Unicast Wakeup Frame: 0: Default value. Disable Unicast Wakeup Frame with mask bytes of only DID field, which is its own physical address. 1: Enable Unicast Wakeup Frame with mask bytes of only DID field, which is its own physical address. The power-on default value of this bit is 0.
3	R/W	FIFOAddrPtr	FIFO Address Pointer: (Realtek internal use only to test FIFO SRAM) 0: (Power-on) default value. Both Rx and Tx FIFO address pointers are updated in ascending way from 0 and upwards. The initial FIFO address pointer is 0. 1: Both Rx and Tx FIFO address pointers are updated in descending way from 1FFh and downwards. The initial FIFO address pointer is 1FFh. Note: This bit does not participate in EEPROM auto-load. The FIFO address pointers can not be reset, except initial power-on. The power-on default value of this bit is 0.
2	R/W	LDPS	Link Down Power Saving mode: When cable is disconnected (Link Down), the analog part will power down itself (PHY Tx part & part of twister) automatically. However, the PHY Rx part and part of twister to monitor SD signal will not, in case the cable is re-connected and Link should be established again. 1: Disable. 0: Enable.
1	R/W	LANWake	LANWake signal enable/disable: 1: Enable LANWake signal. 0: Disable LANWake signal.
0	R/W	PME_STS	PME_Status bit: Always sticky/can be reset by PCI RST# and software. 1: The PME_Status bit can be reset by PCI reset or by software. 0: The PME Status bit can only be reset by software.

Config5 register, offset D8h: (SYM_ERR register is changed to Config5, the function of SYM_ERR register is no longer supported by RTL8139C.)

The 3 bits (bit2-0) are auto-loaded from EEPROM Config5 byte to RTL8139C Config5 register.



6.30 Function Event Register (Offset 00F0h-00F3h, R/W)

Bit	R/W	Symbol	Description
31-16	-	-	Reserved
15	R/W	INTR	Interrupt: This bit is set to 1 when INTR field in the Function Force Event Register is set. Writing a 1 may clear this bit. Writing a 0 has no effect. This bit is not affected by the RST# pin and software reset.
14-5	-	-	Reserved
4	R/W	GWAKE	General Wakeup: This bit is set to 1 when the GWAKE field in the Function Present State Register changes its state from 0 to 1. This bit can also be set when the GWAKE bit of the Function Force Register is set. Writing a 1 may clear this bit. Writing a 0 has no effect. This bit is not affected by the RST# pin.
3-0	-	-	Reserved

- This register is valid only when Card_En=1 (bit3, Config3) and FuncRegEn=1 (bit1, Config3).
- The Function Event (Offset F0h), Function Event Mask (Offset F4h), Function Present State (Offset F8h), and Function Force Event (Offset FCh) registers have some corresponding fields with the same names. The GWAKE and INTR bits of these registers reflect the wake-up event signaled on the SCTCSCHG pin. The operation of CSTCSCHG pin is similar to PME# pin except that the CSTCSCHG pin is asserted high.

6.31 Function Event Mask Register (Offset 00F4h-00F7h, R/W)

Bit	R/W	Symbol	Description
31-16	-	-	Reserved
15	R/W	INTR	Interrupt mask: When cleared (0), setting of the INTR bit in either
			the Function Present State Register or the Function Event Register
			will neither cause assertion of the INT# signal while the CardBus PC
			Card interface is powered up, nor the system Wakeup (CSTSCHG)
			while the interface is powered off. Setting this bit to 1, enables the INTR bit in both the Function Present State Register and the Function
			Event Register to generate the INT# signal (and the system Wakeup if
			the corresponding WKUP field in this Function Event Mask Register
			is also set). This bit is not affected by the RST# pin.
14	R/W	WKUP	Wakeup mask: When cleared (0), the Wakeup function is disabled, i.e.,
			the setting of this bit in the Function Event Register will not assert the
			CSTSCHG signal. Setting this bit to 1, enables the fields in the
			Function Event Register to assert the CSTSCHG signal. This bit is not
			affected by RST#.
13-5	-	-	Reserved
4	R/W	GWAKE	General Wakeup mask: When cleared (0), setting this bit in the
			Function Event Register will not cause the CSTSCHG pin to be
			asserted. Setting this bit to 1, enables the GWAKE field in the
			Function Event Register to assert CSTSCHG pin if bit14 of this
2.0			register is also set. This bit is not affected by RST#.
3-0	-	-	Reserved

This register is valid only when Card En=1 (bit3, Config3) and FuncRegEn=1 (bit1, Config3).



6.32 Function Present State Register

(Offset 00F8h-00FBh, R)

Bit	R/W	Symbol	Description
31-16	•	1	Reserved
15	R	INTR	Interrupt: This bit is set when one of the ISR register bits has been set to 1. This bit remains set (1), until all of the ISR register bits have been cleared. It is not affected by RST#.
14-5	_	_	Reserved
4	R	GWAKE	General Wakeup: This bit reflects the current state of the Wakeup event(s), it's just like the PME_Status bit of the PMCSR register. This bit remains set (1), until the PME_Status bit of the PMCSR register is cleared. It is not affected by RST#.
3-0	-	-	Reserved

- This register is valid only when Card_En=1 (bit3, Config3) and FuncRegEn=1 (bit1, Config3).
- This read-only register reflects the current state of the function.

6.33 Function Force Event Register

(Offset 00FCh-00FFh, W)

Bit	R/W	Symbol	Description
31-16	-	-	Reserved
15	W	INTR	Interrupt: Writing a 1 sets the INTR bit in the Function Event Register. However, the INTR bit in the Function Present State Register is not affected and continues to reflect the current state of the
14-5			ISR register. Writing a 0 to this bit has no effect. Reserved
4	W	GWAKE	General Wakeup: Setting this bit to 1, sets the GWAKE bit in the Function Event Register. However, the GWAKE bit in the Function Present State Register is not affected and continues to reflect the current state of the Wakeup request. Writing a 0 to this bit has no effect.
3-0	-	-	Reserved

This register is valid only when Card_En=1 (bit3, Config3) and FuncRegEn=1 (bit1, Config3).



7. **EEPROM Contents** (93C46 or 93C56)

The 93C46 is a 1K-bit EEPROM (the 93C56 is a 2K-bit EEPROM). Although it is actually addressed by words, its contents are listed below by bytes for convenience. After the valid duration of the RSTB pin or auto-load command in 9346CR, the RTL8139C(L) performs a series of EEPROM read operations from the 93C46 (93C56) address 00H to 31H.

* It is suggested to obtain Realtek approval before changing the default settings of the EEPROM.

Bytes	Contents	Description
00h	29h	These 2 bytes contain the ID code word for the RTL8139C(L). The RTL8139C(L) will
01h	81h	load the contents of the EEPROM into the corresponding location if the ID word (8129h)
		is correct, otherwise, the Vendor ID and Device ID of the PCI configuration space are
		hex 10EC and 8129 respectively.
02h-03h	VID	PCI Vendor ID, PCI configuration space offset 00h-01h.
04h-05h	DID	PCI Device ID, PCI configuration space offset 02h-03h.
06h-07h	SVID	PCI Subsystem Vendor ID, PCI configuration space offset 2Ch-2Dh.
08h-09h	SMID	PCI Subsystem ID, PCI configuration space offset 2Eh-2Fh.
0Ah	MNGNT	PCI Minimum Grant Timer, PCI configuration space offset 3Eh.
0Bh	MXLAT	PCI Maximum Latency Timer, PCI configuration space offset 3Fh.
0Ch	MSRBMCR	Bits 7-6 map to bits 7-6 of the Media Status register (MSR); Bits 5, 4, 0 map to bits 13,
		12, 8 of the Basic Mode Control register (BMCR); Bits 3-2 are reserved. If the network
		speed is set to Auto-Detect mode (i.e. Nway mode), then Bit 1=0 means the local
		RTL8139C(L) supports flow control (IEEE 802.3x). In this case, Bit 10=1 in the
		Auto-negotiation Advertisement Register (offset 66h-67h). Bit 1=1 means the local
		RTL8139C(L) does not support flow control. In this case, Bit 10=0 in Auto-negotiation
		Advertisement. This is because there are Nway switch hubs which keep sending flow
		control pause packets for no reason, if the link partner supports Nway flow control.
0Dh	CONFIG3	RTL8139C(L) Configuration register 3, operational register offset 59H.
0Eh-13h	Ethernet ID	After auto-load command or hardware reset, the RTL8139C(L) loads the Ethernet ID to
		IDR0-IDR5 of the RTL8139C(L)'s I/O registers.
14h	CONFIG0	RTL8139C(L) Configuration register 0, operational registers offset 51h.
15h	CONFIG1	RTL8139C(L) Configuration register 1, operational registers offset 52h.
16h-17h	PMC	Reserved. Do not change this field without Realtek approval.
		Power Management Capabilities. PCI configuration space address 52h and 53h.
18h	-	Reserved. Do not change this field without Realtek approval.
19h	CONFIG4	Reserved. Do not change this field without Realtek approval.
		RTL8139C(L) Configuration register 4, operational registers offset 5Ah.
1Ah-1Dh	PHY1_PARM_U	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 1-U for RTL8139C. Operational registers of the RTL8139C(L) are from
		78h to 7Bh.
1Eh	PHY2_PARM_U	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 2-U for RTL8139C. Operational register of the RTL8139C(L) is 80h.



1Fh	CONEIC F	Do not shares this field without Booksh ammount
IFN	CONFIG_5	Do not change this field without Realtek approval.
		Bit7-3: Reserved.
		Bit2: Link Down Power Saving mode:
		Set to 1: Disable.
		Set to 0: Enable. When cable is disconnected(Link Down), the analog part will power down itself (PHY Tx part & part of twister) automatically except PHY Rx part and part of twister to monitor SD signal in case that cable is re-connected and Link should be established again.
		Bit1: LANWake signal Enable/Disable
		Set to 1: Enable LANWake signal.
		Set to 0: Disable LANWake signal.
		Bit0: PME_Status bit property
		Set to 1: The PME_Status bit can be reset by PCI reset or by software if D3cold_support_PME is 0. If D3cold_support_PME=1, the PME_Status bit is a sticky bit.
		Set to 0: The PME_Status bit is always a sticky bit and can only be reset by software.
20h-23h	TW_PARM_U	Reserved. Do not change this field without Realtek approval. Twister Parameter U for RTL8139C. Operational registers of the RTL8139C(L) are 7Ch-7Fh.
24h-27h	TW PARM T	Reserved. Do not change this field without Realtek approval.
2 in 27 ii	1	Twister Parameter T for RTL8139C. Operational registers of the RTL8139C(L) are 7Ch-7Fh.
28h-2Bh	PHY1_PARM_T	Reserved. Do not change this field without Realtek approval. PHY Parameter 1-T for RTL8139C. Operational registers of the RTL8139C(L) are from 78h to 7Bh.
2Ch	PHY2 PARM T	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 2-T for RTL8139C. Operational register of the RTL8139C(L) is 80h.
2Dh-2Fh	-	Reserved.
30h-31h	CISPointer	Reserved. Do not change this field without Realtek approval.
		CIS Pointer.
32h-33h	CheckSum	Reserved. Do not change this field without Realtek approval.
		Checksum of the EEPROM content.
34h-3Eh	-	Reserved. Do not change this field without Realtek approval.
3Fh	PXE Para	Reserved. Do not change this field without Realtek approval.
	_ ~ ~	PXE ROM code parameter.
40h-7Fh	VPD Data	VPD data field. Offset 40h is the start address of the VPD data.
80h-FFh	CIS_Data	CIS data field. Offset 80h is the start address of the CIS data. (93C56 only).



7.1 Summary of EEPROM Registers

Offset	Name	Type	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00h-05h	IDR0 – IDR5	R/W*								
51h	CONFIG0	R		-	-	ı	Ī	BS2	BS1	BS0
		w*	-	-	-	-	-	-	-	-
52h	CONFIG1	R	LEDS1	LEDS0	DVRLOAD	LWACT	MEMMAP	IOMAP	VPD	PMEN
		w*	LEDS1	LEDS0	DVRLOAD	LWACT	-	-	VPD	PMEN
58h		R	TxFCE	RxFCE	-	ı	ı	1		
		w*	TxFCE	RxFCE	-	-	-	-		
63H	MSRBMCR	R	-	-	Spd_Set	ANE	-	-	-	FUDUP
		w*	-	-	Spd_Set	ANE	-	-	-	FUDUP
59h	CONFIG3	R	GNTDel	PARM_EN	Magic	LinkUp	CardB_En	CLKRU	FuncReg	FBtBEn
								N_En	En	
		W*	-	PARM_EN	Magic	LinkUp	-	-	-	-
5Ah	CONFIG4	R/W*	RxFIFO	AnaOff	LongWF	LWPME	-	LWPTN	-	-
			AutoClr							
78h-7Bh	PHY1_PARM	R/W**				32 bit Rea	d Write			
7Ch-7Fh	TW1_PARM	R/W**				32 bit Rea	d Write			
	TW2_PARM					32 bit Rea	d Write			
80h	PHY2_PARM	R/W**				8 bit Read	l Write			

7.2 Summary of EEPROM Power Management Registers

Configuration Space offset	Name	Type	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
52h	PMC	R	Aux_I_b1	Aux_I_b0	DSI	Reserved	PMECLK		Versio	n
53h		R	PME_D3 _{cold}	PME_D3 _{ho}	PME_D2	PME_D1	PME_D0	D2	D1	Aux_I_b2
55h	PMCS	R	PME_Status	-	-	-	-	-	-	PME_En
	R	W	PME_Status	-	-	-	-	-	-	PME_En

The registers marked with type = W^* can be written only if bits EEM1=EEM0=1. The registers marked with type = W^{**} can be written only if bits EEM1=EEM0=1 and CONFIG3<PARM_EN> = 0.



8. PCI Configuration Space Registers

8.1 PCI Configuration Space Table

	VID0 VID8 DID0 DID8 IOEN IOEN SERREN O DPD DPD O O O C U TRO LTRO O VID8 VID8 VID8 VID8 VID8 VID8 VID8 VID8
O2h	DID0 DID8 IOEN IOEN SERREN 0 DPD DPD 0 0 0 LTR0 LTR0
O3h	DID8 IOEN IOEN SERREN 0 DPD DPD 0 0 0 LTR0 LTR0
Osh	IOEN IOEN SERREN 0 DPD DPD 0 0 0 LTR0
Name	IOEN SERREN 0 DPD DPD 0 0 0 LTR0 LTR0
OSh	SERREN SERREN 0 DPD DPD 0 0 0 LTR0 LTR0
Name	SERREN 0 DPD DPD 0 0 0 LTR0
O6h	0 DPD DPD 0 0 0 0 0 LTR0 LTR0
Name	DPD DPD 0 0 0 0 LTR0 LTR0
W DPERR SSERR RMABT RTABT STABT - - -	DPD 0 0 0 0 0 0 LTR0 LTR0
08h Revision ID R 0 0 0 0 0 0 0 09h PIFR R 0 0 0 0 0 0 0 0Ah SCR R 0 0 0 0 0 0 0 0 0Bh BCR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 </td <td>0 0 0 0 0 LTR0 LTR0</td>	0 0 0 0 0 LTR0 LTR0
09h PIFR R 0 0 0 0 0 0 0 0Ah SCR R 0 0 0 0 0 0 0 0Bh BCR R 0 0 0 0 0 0 1 0Ch CLS R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 LTR0 LTR0
OAh SCR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>0 0 0 LTR0 LTR0</td>	0 0 0 LTR0 LTR0
OBh BCR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>0 0 LTR0 LTR0</td>	0 0 LTR0 LTR0
OCh CLS R 0 0 0 0 0 0 0 ODh LTR R LTR7 LTR6 LTR5 LTR4 LTR3 LTP2 LTR1 OEh HTR R 0 0 0 0 0 0 0 OFh BIST R 0 0 0 0 0 0 0 0 10h IOAR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>0 LTR0 LTR0</td>	0 LTR0 LTR0
ODh	LTR0 LTR0
W	LTR0
0Eh HTR R 0 0 0 0 0 0 0 0Fh BIST R 0 0 0 0 0 0 0 10h IOAR R 0 0 0 0 0 0 0 0 11h IOAR R/W IOAR15 IOAR14 IOAR13 IOAR12 IOAR11 IOAR10 IOAR9 12h R/W IOAR23 IOAR22 IOAR21 IOAR20 IOAR19 IOAR18 IOAR17 13h R/W IOAR31 IOAR30 IOAR29 IOAR28 IOAR27 IOAR26 IOAR25 14h MEMAR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 </td <td></td>	
0Fh BIST R 0 0 0 0 0 0 0 10h IOAR R 0 0 0 0 0 0 0 10h IOAR R 0 0 0 0 0 0 0 11h R/W IOAR15 IOAR14 IOAR13 IOAR12 IOAR11 IOAR10 IOAR9 12h R/W IOAR23 IOAR22 IOAR21 IOAR20 IOAR19 IOAR18 IOAR17 13h R/W IOAR31 IOAR30 IOAR29 IOAR28 IOAR27 IOAR26 IOAR25 14h MEMAR R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>0</td>	0
10h	
W	0
11h	IOIN
T2h	-
13h	IOAR8
14h MEMAR R 0 0 0 0 0 0 0 15h R/W MEM15 MEM14 MEM13 MEM12 MEM11 MEM10 MEM9 16h R/W MEM23 MEM22 MEM21 MEM20 MEM19 MEM18 MEM17 17h R/W MEM31 MEM30 MEM29 MEM28 MEM27 MEM26 MEM25 18h-2 7h RESERVED	IOAR16
W - - - - - - - - - -	IOAR24
15h R/W MEM15 MEM14 MEM13 MEM12 MEM11 MEM10 MEM9 16h R/W MEM23 MEM22 MEM21 MEM20 MEM19 MEM18 MEM17 17h R/W MEM31 MEM30 MEM29 MEM28 MEM27 MEM26 MEM25 18h-2 7h RESERVED	MEMIN
16h R/W MEM23 MEM22 MEM21 MEM20 MEM19 MEM18 MEM17 17h R/W MEM31 MEM30 MEM29 MEM28 MEM27 MEM26 MEM25 18h-2 7h RESERVED	-
17h R/W MEM31 MEM30 MEM29 MEM28 MEM27 MEM26 MEM25 18h-2 7h RESERVED	MEM8
18h-2 7h RESERVED	MEM16
7h	MEM24
28h-2 CISPtr Cardbus CIS Pointer	
Bh	
2Ch SVID R SVID7 SVID6 SVID5 SVID4 SVID3 SVID2 SVID1	SVID0
2Dh R SVID15 SVID14 SVID13 SVID14 SVID10 SVID19 SVID19	SVID0 SVID8
2Eh SMID R SMID7 SMID6 SMID5 SMID4 SMID3 SMID2 SMID1	SMID0
2Fh R SMID15 SMID14 SMID13 SMID15 SMID10 SMID19	SMID8
	BROMEN
	BROMEN
31h R BMAR15 BMAR14 BMAR13 BMAR12 BMAR11 0 0	0
W BMAR15 BMAR14 BMAR13 BMAR12 BMAR11	J
	-
	- BMAR16
34h Cap Ptr R 0 1 0 1 0 0 0	BMAR16
35h-3 RESERVED	BMAR24
Bh	
3Ch ILR R/W IRL7 ILR6 ILR5 ILR4 ILR3 ILR2 ILR1	BMAR24



3Dh	IPR	R	0	0	0	0	0	0	0	1			
3Eh	MNGNT	R	0	0	1	0	0	0	0	0			
3Fh	MXLAT	R	0	0	1	0	0	0	0	0			
40h-	RESERVED												
4Fh													
50h	PMID	R	0	0	0	0	0	0	0	1			
51h	NextPtr	R	0	0	0	0	0	0	0	0			
52h	PMC	R	Aux_I_b1	Aux_I_b0	DSI	Reserved	PMECLK		Version				
53h		R	PME_D3 _{cold}	PME_D3 _{hot}	PME_D2	PME_D1	PME_D0	D2	D1	Aux_I_b2			
54h	PMCSR	R	0	0	0	0	0	0	Power	State			
		W	-	ı	•	1	-	Ī	Power	State			
55h		R	PME_Status	ı	ı	ı	-	Ī	-	PME_En			
		W	PME_Status	-	-	1	-	ı	-	PME_En			
56h-					RESE	RVED							
5Fh	_				-	-		-	_				
60h	VPDID	R	0	0	0	0	0	0	1	1			
61h	NextPtr	R	0	0	0	0	0	0	0	0			
62h	Flag VPD	R/W	VPDADDR	VPDADDR	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD			
	Address		7	6	R5	R4	R3	R2	R1	R0			
63h		R/W	Flag	VPDADDR	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD			
				14	R13	R12	R11	R10	R9	R8			
64h	VPD Data	R/W	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0			
65h		R/W	Data15	Data14	Data13	Data12	Data11	Data10	Data9	Data8			
66h		R/W	Data23	Data22	Data21	Data20	Data19	Data18	Data17	Data16			
67h		R/W	Data31	Data30	Data29	Data28	Data27	Data26	Data25	Data24			
68h-F					RESE	RVED							
Fh													

8.2 PCI Configuration Space Functions

The PCI configuration space is intended for configuration, initialization, and catastrophic error handling functions. The functions of RTL8139C(L)'s configuration space are described below.

VID: Vendor ID. This field will be set to a value corresponding to PCI Vendor ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 10ECh which is Realtek Semiconductor's PCI Vendor ID.

DID: Device ID. This field will be set to a value corresponding to PCI Device ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 8129h.

Command: The command register is a 16-bit register used to provide coarse control over a device's ability to generate and respond to PCI cycles.



Bit	Symbol	Description
15-10	-	Reserved
9	FBTBEN	Fast Back-To-Back Enable: Config3 <fbtben>=0:Read as 0. Write operation has no effect. The RTL8139C(L) will not generate Fast Back-to-back cycles. When Config3<fbtben>=1, This read/write bit controls whether or not a master can do fast back-to-back transactions to different devices. Initialization software will set the bit if all targets are fast back-to-back capable. A value of 1 means the master is allowed to generate fast back-to-back transaction to different agents. A value of 0 means fast back-to-back transactions are only allowed to the same agent. This bit's state after RST# is 0.</fbtben></fbtben>
8	SERREN	System Error Enable: When set to 1, the RTL8139C(L) asserts the SERRB pin when it detects a parity error on the address phase (AD<31:0> and CBEB<3:0>).
7	ADSTEP	Address/Data Stepping: Read as 0, write operation has no effect. The RTL8139C(L) never performs address/data stepping.
6	PERRSP	Parity Error Response: When set to 1, RTL8139C(L) will assert the PERRB pin on the detection of a data parity error when acting as the target, and will sample the PERRB pin as the master. When set to 0, any detected parity error is ignored and the RTL8139C(L) continues normal operation. Parity checking is disabled after hardware reset (RSTB).
5	VGASNOO P	VGA palette SNOOP: Read as 0, write operation has no effect.
4	MWIEN	Memory Write and Invalidate cycle Enable: Read as 0, write operation has no effect.
3	SCYCEN	Special Cycle Enable: Read as 0, write operation has no effect. The RTL8139C(L) ignores all special cycle operation.
2	BMEN	Bus Master Enable: When set to 1, the RTL8139C(L) is capable of acting as a bus master. When set to 0, it is prohibited from acting as a PCI bus master. For the normal operation, this bit must be set by the system BIOS.
1	MEMEN	Memory Space Access: When set to 1, the RTL8139C(L) responds to memory space accesses. When set to 0, the RTL8139C(L) ignores memory space accesses.
0	IOEN	I/O Space Access: When set to 1, the RTL8139C(L) responds to IO space access. When set to 0, the RTL8139C(L) ignores I/O space accesses.

Status: The status register is a 16-bit register used to record status information for PCI bus related events. Reads to this register behave normally. Writes are slightly different in that bits can be reset, but not set.



Bit	Symbol	Description
15	DPERR	Detected Parity Error: When set indicates that the RTL8139C(L) detected a parity error, even if parity
		error handling is disabled in command register PERRSP bit.
14	SSERR	Signaled System Error: When set indicates that the RTL8139C(L) asserted the system error pin, SERRB.
		Writing a 1 clears this bit to 0.
13	RMABT	Received Master Abort: When set indicates that the RTL8139C(L) terminated a master transaction with
		master abort. Writing a 1 clears this bit to 0.
12	RTABT	Received Target Abort: When set indicates that the RTL8139C(L) master transaction was terminated due
		to a target abort. Writing a 1 clears this bit to 0.
11	STABT	Signaled Target Abort : Set to 1 whenever the RTL8139C(L) terminates a transaction with target abort.
		Writing a 1 clears this bit to 0.
10-9	DST1-0	Device Select Timing: These bits encode the timing of DEVSELB. They are set to 01b (medium),
		indicating the RTL8139C(L) will assert DEVSELB two clocks after FRAMEB is asserted.
8	DPD	Data Parity error Detected:
		This bit sets when the following conditions are met:
		• The RTL8139C(L) asserts parity error(PERRB pin) or it senses the assertion of PERRB pin by another
		device.
		• The RTL8139C(L) operates as a bus master for the operation that caused the error.
		The Command register PERRSP bit is set.
		Writing a 1 clears this bit to 0.
7	FBBC	Fast Back-To-Back Capable: Config3 <fbtben>=0, Read as 0, write operation has no effect.</fbtben>
		Config3 <fbtben>=1, Read as 1.</fbtben>
6	UDF	User Definable Features Supported: Read as 0, write operation has no effect. The RTL8139C(L) does
	662.077	not support UDF.
5	66MHz	66 MHz Capable: Read as 0, write operation has no effect. The RTL8139C(L) has no 66MHz capability.
4	NewCap	New Capability: Config3 <pmen>=0, Read as 0, write operation has no effect. Config3<pmen>=1, Read as</pmen></pmen>
		1.
0-3	-	Reserved

RID: Revision ID Register

The Revision ID register is an 8-bit register that specifies the RTL8139C(L) controller revision number.

PIFR: Programming Interface Register

The programming interface register is an 8-bit register that identifies the programming interface of the RTL8139C(L) controller. Because the PCI version 2.1 specification does not define any specific value for network devices, PIFR = 00h.

SCR: Sub-Class Register

The Sub-class register is an 8-bit register that identifies the function of the RTL8139C(L). SCR = 00h indicates that the RTL8139C(L) is an Ethernet controller.

BCR: Base-Class Register

The Base-class register is an 8-bit register that broadly classifies the function of the RTL8139C(L). BCR = 02h indicates that the RTL8139C(L) is a network controller.

CLS: Cache Line Size

Reads will return a 0, writes are ignored.

LTR: Latency Timer Register

Specifies, in units of PCI bus clocks, the value of the latency timer of the RTL8139C(L).

When the RTL8139C(L) asserts FRAMEB, it enables its latency timer to count. If the RTL8139C(L) deasserts FRAMEB prior to count expiration, the content of the latency timer is ignored. Otherwise, after the count expires, the RTL8139C(L) initiates transaction termination as soon as its GNTB is deasserted. Software is able to read or write, and the default value is 00H.

HTR: Header Type Register

Reads will return a 0, writes are ignored.



BIST: Built-in Self Test

Reads will return a 0, writes are ignored.

IOAR: This register specifies the BASE IO address which is required to build an address map during configuration. It also specifies the number of bytes required as well as an indication that it can be mapped into IO space.

Bit	Symbol	Description
31-8	IOAR31-8	BASE IO Address: This is set by software to the Base IO address for the operational register map.
7-2	IOSIZE	Size Indication: Read back as 0. This allows the PCI bridge to determine that the RTL8139C(L)
		requires 256 bytes of IO space.
1	-	Reserved
0	IOIN	IO Space Indicator: Read only. Set to 1 by the RTL8139C(L) to indicate that it is capable of being
		mapped into IO space.

MEMAR: This register specifies the base memory address for memory accesses to the RTL8139C(L) operational registers. This register must be initialized prior to accessing any of the RTL8139C(L)'s register with memory access.

Bit	Symbol	Description
31-8	MEM31-8	Base Memory Address: This is set by software to the base address for the operational register map.
7-4	MEMSIZE	Memory Size: These bits return 0, which indicates that the RTL8139C(L) requires 256 bytes of
		Memory Space.
3	MEMPF	Memory Prefetchable: Read only. Set to 0 by the RTL8139C(L).
2-1	MEMLOC	Memory Location Select: Read only. Set to 0 by the RTL8139C(L). This indicates that the base
		register is 32-bit wide and can be placed anywhere in the 32-bit memory space.
0	MEMIN	Memory Space Indicator: Read only. Set to 0 by the RTL8139C(L) to indicate that it is capable of
		being mapped into memory space.



CISPtr: CardBus CIS Pointer. This field is valid only when CardB_En (bit3, Config3) = 1. The value of this register is auto-loaded from 93C46 or 93C56 (from offset 30h-31h).

Bit 2-0: Address Space Indicator

Bit2-0	Meaning							
0	Not supported. (CIS begins in device-dependent configuration space.)							
1-6	The CIS begins in the memory address governed by one of the six Base							
	Address Registers. Ex., if the value is 2, then the CIS begins in the memory							
	address space governed by Base Address Register 2.							
7	The CIS begins in the Expansion ROM space.							

- Bit27-3: Address Space Offset
- Bit31-28: ROM Image number

Bit2-0	Space Type	Address Space Offset Values
0	Configuration space	Not supported.
X; 1≤X≤6	Memory space	0h≤value≤FFFF FFF8h. This is the offset into the memory address space governed by Base Address Register X. Adding this value to the value in the Base Address Register gives the location of the start of the CIS. For RTL8139C(L), the value is 100h.
7	Expansion ROM	0≤image number≤Fh, 0h≤value≤0FFF FFF8h. This is the offset into the expansion ROM address space governed by the Expansion ROM Base Register. The image number is in the uppermost nibble of the CISPtr register. The value consists of the remaining bytes. For RTL8139C(L), the image number is 0h.

This read-only register points to where the CIS begins, in one of the following spaces:

- i. Memory space --- The CIS may be in any of the memory spaces from offset 100h and up after being auto-loaded from 93C56. The CIS is stored in 93C56 EEPROM physically from offset 80h-FFh.
- ii. Expansion ROM space --- The CIS is stored in expansion ROM physically within the 128KB max.

SVID: Subsystem Vendor ID. This field will be set to a value corresponding to the PCI Subsystem Vendor ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 11ECh which is Realtek Semiconductor's PCI Subsystem Vendor ID.

SMID: Subsystem ID. This field will be set to a value corresponding to the PCI Subsystem ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 8129h.

BMAR: This register specifies the base memory address for memory accesses to the RTL8139C(L) operational registers. This register must be initialized prior to accessing any of the RTL8139C(L)'s registers with memory access.

Bit	Symbol	Description									
31-18	BMAR31-18	Boot ROM Base Address									
17-11	ROMSIZE	These bits indicate how many Boot ROM spaces to be supported.									
		The Relationship between Config 0 <bs2:0> and BMAR17-11 is the following:</bs2:0>									
		BS2 BS1 BS0 Description									
		0 0 No Boot ROM, BROMEN=0 (R)									
		0 0 1 8K Boot ROM, BROMEN (R/W), BMAR12-11 = 0 (R), BMAR17-13 (R/W)									
		0 1 0 16K Boot ROM, BROMEN (R/W), BMAR13-11 = 0 (R), BMAR17-14 (R/W)									
		0 1 1 32K Boot ROM, BROMEN (R/W), BMAR14-11 = 0 (R), BMAR17-15 (R/W)									
		1 0 0 64K Boot ROM, BROMEN (R/W), BMAR15-11 = 0 (R), BMAR17-16 (R/W)									
		1 0 1 128K Boot ROM, BROMEN(R/W), BMAR16-11=0 (R), BMAR17 (R/W)									
		1 1 0 unused									
		1 1 1 unused									
10-1	=	Reserved (read back 0)									
0	BROMEN	Boot ROM Enable: This is used by the PCI BIOS to enable accesses to Boot ROM.									



ILR: Interrupt Line Register

The Interrupt Line Register is an 8-bit register used to communicate with the routing of the interrupt. It is written by the POST software to set interrupt line for the RTL8139C(L).

IPR: Interrupt Pin Register

The Interrupt Pin register is an 8-bit register indicating the interrupt pin used by the RTL8139C(L). The RTL8139C(L) uses INTA interrupt pin. Read only. IPR = 01H.

MNGNT: Minimum Grant Timer: Read only

Specifies how long a burst period the RTL8139C(L) needs at 33 MHz clock rate in units of 1/4 microsecond. This field will be set to a value from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h.

MXLAT: Maximum Latency Timer: Read only

Specifies how often the RTL8139C(L) needs to gain access to the PCI bus in units of 1/4 microseconds. This field will be set to a value from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h.

8.3 Default Values After Power-on (RSTB asserted)

PCI Configuration Space Table

No.	Name	Type	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00h	VID	R	1	1	1	0	1	1	0	0
01h		R	0	0	0	1	0	0	0	0
02h	DID	R	0	0	1	0	1	0	0	1
03h		R	1	0	0	0	0	0	0	1
04h	Command	R	0	0	0	0	0	0	0	0
		W	1	PERRSP	1	1	-	BMEN	MEMEN	IOEN
05h		R	0	0	0	0	0	0	0	0
		W	-	-	-	-	-	-	-	SERREN
06h	Status	R	0	0	0	NewCap	0	0	0	0
07h		R	0	0	0	0	0	0	1	0
		W	DPERR	SSERR	RMABT	RTABT	STABT	-	-	DPD
08h	Revision ID	R	0	0	0	0	0	0	0	0
09h	PIFR	R	0	0	0	0	0	0	0	0
0Ah	SCR	R	0	0	0	0	0	0	0	0
0Bh	BCR	R	0	0	0	0	0	0	1	0
0Ch	CLS	R	0	0	0	0	0	0	0	0
0Dh	LTR	R	0	0	0	0	0	0	0	0
		W	LTR7	LTR6	LTR5	LTR4	LTR3	LTP2	LTR1	LTR0
0Eh	HTR	R	0	0	0	0	0	0	0	0
0Fh	BIST	R	0	0	0	0	0	0	0	0
10h	IOAR	R	0	0	0	0	0	0	0	1
11h		R/W	0	0	0	0	0	0	0	0
12h		R/W	0	0	0	0	0	0	0	0
13h		R/W	0	0	0	0	0	0	0	0
14h	MEMAR	R	0	0	0	0	0	0	0	0
15h		R/W	0	0	0	0	0	0	0	0
16h]	R/W	0	0	0	0	0	0	0	0
17h] [R/W	0	0	0	0	0	0	0	0
18h		RESERVED(ALL 0)								
	-					,				
27h										

28h		R	0	0	0	0	0	0	0	0
29h	CISPtr	R	0	0	0	0	0	0	0	0



2Ah		R	0	0	0	0	0	0	0	0
2Bh		R	0	0	0	0	0	0	0	0
2Ch	SVID	R	1	1	1	0	1	1	0	0
2Dh		R	0	0	0	1	0	0	0	1
2Eh	SMID	R	0	0	1	0	1	0	0	1
2Fh		R	1	0	0	0	0	0	0	1
30h	BMAR	R	0	0	0	0	0	0	0	0
		W	-	ı	ı	1	-	ı	-	BROMEN
31h		R	0	0	0	0	0	0	0	0
		W	BMAR15	BMAR14	BMAR13	BMAR12	BMAR11	ı	-	-
32h		R/W	0	0	0	0	0	0	0	0
33h		R/W	0	0	0	0	0	0	0	0
34h	Cap-Ptr	R	Ptr7	Ptr6	Ptr5	Ptr4	Ptr3	Ptr2	Ptr1	Ptr0
35h					RES	ERVED(AL	L 0)			
	-									
3Bh										
3Ch	ILR	R/W	0	0	0	0	0	0	0	0
3Dh	IPR	R	0	0	0	0	0	0	0	1
3Eh	MNGNT	R	0	0	1	0	0	0	0	0
3Fh	MXLAT	R	0	0	1	0	0	0	0	0
40h		RESERVED(ALL 0)								
	-									
FFh										

8.4 PCI Power Management Functions

The RTL8139C(L) is compliant to ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), and Network Device Class Power Management Reference Specification (V1.0, 1.0a, 2.0), such as to support OS Directed Power Management (OSPM) environment. To support this, the RTL8139C(L) provides the following capabilities:

- The RTL8139C(L) can monitor the network for a Wakeup Frame, a Magic Packet, or a Link Change, and notify the system via PME# when such a packet or event arrives. Then, the whole system can be restored to a working state to process the incoming jobs.
- The RTL8139C(L) can be isolated from the PCI bus automatically with the auxiliary power circuit when the PCI bus is in B3 state, i.e. when the power on the PCI bus is removed. When the motherboard includes a built-in RTL8139C(L) single-chip fast Ethernet controller, the RTL8139C(L) can be disabled when needed by pulling the isolate pin low to 0V.

When the RTL8139C(L) is in power down mode (D1 \sim D3):

- ♦ The Rx state machine is stopped, and the RTL8139C(L) keeps monitoring the network for wakeup events such as Magic Packet, Wakeup Frame, and/or Link Change, in order to wake up the system. When in power down mode, the RTL8139C(L) will not reflect the status of any incoming packets in the ISR register and will not receive any packets into the Rx FIFO.
- ♦ The FIFO status and the packets which are already contained in the Rx FIFO before entering power down mode are kept by the RTL8139C(L) during power down mode.
- The transmission is stopped. The action of PCI bus master mode is stopped, as well. The Tx FIFO is kept.
- After restoration to a D0 state, the PCI bus master mode continues to transfer the data, which is not yet moved into the Tx FIFO from the last break. The packet that was not transmitted completely last time is transmitted again.

D3cold_support_PME bit(bit15, PMC register) & Aux_I_b2:0 (bit8:6, PMC register) in PCI configuration space. If 9346 D3cold_support_PME bit(bit15, PMC) = 1, the above 4 bits depend on the existence of Aux. power. If 9346 D3cold_support_PME bit(bit15, PMC) = 0, the above 4 bits are all 0's. Examples:

- 1. If $9346 D3c_support_PME = 1$,
 - If Aux. power exists, then PMC in PCI config space is the same as 9346 PMC, i.e. if 9346 PMC = C2 F7,



- then PCI PMC = C2 F7.
- ➤ If Aux. power is absent, then PMC in PCI config space is the same as 9346 PMC except the above 4 bits are all 0's. I.e. if 9346 PMC = C2 F7, the PCI PMC = 02 76.
 - * In this case, if wakeup support is desired when the main power is off, it is suggested that the 9346 PMC be set to: C2 F7 (RT 9346 default value). It is not recommended to set the D0_support_PME bit to "1".
- 2. If $9346 D3c_support_PME = 0$,
 - ➤ If Aux. power exists, then PMC in PCI config space is the same as 9346 PMC. I.e. if 9346 PMC = C2 77, then PCI PMC = C2 77.
 - ➤ If Aux. power is absent, then PMC in PCI config space is the same as 9346 PMC except the above 4 bits are all 0's, I.e. if 9346 PMC = C2 77, the PCI PMC = 02 76.
 - In this case, if wakeup support is not desired when the main power is off, it is suggested that the 9346 PMC to be 02 76. It is not recommended to set the D0 support PME bit to "1".

A Link Wakeup occurs only when the following conditions are met:

- ♦ The LinkUp bit (CONFIG3#4) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the RTL8139C(L) is in an isolation state, or the PME# can be asserted in current power state.
- The Link status is re-established.

A Magic Packet Wakeup occurs only when the following conditions are met:

- The destination address of the received Magic Packet matches.
- ♦ The received Magic Packet does not contain a CRC error.
- ♦ The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the RTL8139C(L) is in isolation state, or the PME# can be asserted in current power state.
- ◆ The Magic Packet pattern matches, i.e. 6 * FFh + MISC(can be none)+ 16 * DID(Destination ID) in any part of a valid (Fast) Ethernet packet.

A Wakeup Frame event occurs only when the following conditions are met:

- The destination address of the received Wakeup Frame matches.
- The received Wakeup Frame does not contain a CRC error.
- ◆ The PMEn bit (CONFIG1#0) is set to 1.
- ◆ The 8-bit CRC* (or 16-bit CRC) of the received Wakeup Frame matches with the 8-bit CRC* (or 16-bit CRC) of the sample Wakeup Frame pattern received from the local machine's OS.
- ◆ The *last masked byte*** of the received Wakeup Frame matches with the last masked byte of the sample Wakeup Frame pattern provided by the local machine's OS. (In Long Wakeup Frame mode, the last masked byte field is replaced with the high byte of the 16-bit CRC.)

* 8-bit CRC:

This 8-bit CRC logic is used to generate an 8-bit CRC from the masked bytes of the received Wakeup Frame packet within offset 12 to 75. Software should calculate the 8-bit Power Management CRC for each specific sample wakeup frame and store the calculated CRC in the corresponding CRC register for the RTL8139C(L) to check if there is a Wakeup Frame packet coming in.

* 16-bit CRC: (Long Wakeup Frame mode, the mask bytes cover from offset 0 to 127):

Long Wakeup Frame: The RTL8139C(L) also supports 3 long Wakeup Frames. If the range of the mask bytes of the sample Wakeup Frame, passed down by the OS to the driver, exceeds the range from offset 12 to 75, the related registers of wakeup frames 2 and 3 can be merged to support one long wakeup frame by setting the LongWF (bit0, CONFIG4). Thus, the range of effective mask bytes extends from offset 0 to 127. The low byte and high byte of the calculated 16-bit CRC should be put into register CRC2 and LSBCRC2 respectively. The mask bytes (16 bytes) should be stored to register Wakeup2 and Wakeup3. The CRC3 and LSBCRC3 have no meaning in this case and should be reset to 0. The long Wakeup Frame pairs are wakeup frames 4 and 5, wakeup frames 6 and 7. The CRC5, CRC7, LSBCRC5, and LSBCRC7 have no meaning in this case and should be reset to 0, if the RTL8139C(L) is set to support long Wakeup Frames. In this case, the RTL8139C(L) supports 5 wakeup frames, that are 2 normal wakeup frames and 3 long wakeup frames.



** last masked byte:

The last byte of the masked bytes of the received Wakeup Frame packet within offset 12 to 75 (in 8-bit CRC mode) should match the last byte of the masked bytes of the sample Wakeup Frame provided by the local machine's OS.

The PME# signal is asserted only when the following conditions are met:

- ◆ The PMEn bit (bit0, CONFIG1) is set to 1.
- ◆ The PME En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.
- ◆ The RTL8139C(L) may assert PME# in current power state, or the RTL8139C(L) is in isolation state. Refer to PME Support(bit15-11) of the PMC register in PCI Configuration Space.
- Magic Packet, LinkUp, or Wakeup Frame has occurred.

Note: Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space will clear this bit and cause the RTL8139C(L) to stop asserting a PME# (if enabled).

When the RTL8139C(L) is in power down mode, ex. D1-D3, the IO, MEM, and Boot ROM space are all disabled. After RST# is asserted, the power state must be changed to D0 if the original power state is D3_{cold}. There is no hardware enforced delays at RTL8139C(L)'s power state. When in ACPI mode, the RTL8139C(L) does not support PME from D0, due to the setting of the PMC register. This setting comes from EEPROM.

The RTL8139C(L) also supports the LAN WAKE-UP function. The LWAKE pin is used to notify the motherboard to execute the wake-up process whenever the RTL8139C(L) receives a wakeup event, such as Magic Packet.

The LWAKE signal is asserted according the following setting.

- ◆ LWPME bit (bit4, CONFIG4):
 - 0: The LWAKE is asserted whenever there is wakeup event occurs.
 - 1: The LWAKE can only be asserted when the PMEB is asserted and the ISOLATEB is low.
- ◆ Bit1 of DELAY byte(offset 1Fh, EEPROM):
 - 0: LWAKE signal is disabled.
 - 1: LWAKE signal is enabled

8.5 Vital Product Data (VPD)

Bit 31 of the VPD is used to issue the VPD read/write command and is also a flag used to indicate if the transfer of data between the VPD data register and the 93C46/93C56 has been completed or not.

- 1. Write VPD register: (write data to 93C46/93C56)Write the flag bit to a one at the same time the VPD address is written. When the flag bit is set to zero by the RTL8139C(L), the VPD data (all 4 bytes) has been transferred from the VPD data register to 93C46/93C56.
- 2. Read VPD register: (read data from 93C46/93C56) Write the flag bit to a zero at the same time the VPD address is written. When the flag bit is set to one by the RTL8139C(L), the VPD data (all 4 bytes) has been transferred from the 93C46/93C56 to the VPD data register.



9. Functional Description

9.1 Transmit Operation

The host CPU initiates a transmit by storing an entire packet of data in one of the descriptors in the main memory. When the entire packet has been transferred to the Tx buffer, the RTL8139C(L) is instructed to move the data from the Tx buffer to the internal transmit FIFO in PCI bus master mode. When the transmit FIFO contains a complete packet or is filled to the programmed threshold level, the RTL8139C(L) begins packet transmission.

9.2 Receive Operation

The incoming packet is placed in the RTL8139C(L)'s Rx FIFO. Concurrently, the RTL8139C(L) performs address filtering of multicast packets according to its hash algorithms. When the amount of data in the Rx FIFO reaches the level defined in the Receive Configuration Register, the RTL8139C(L) requests the PCI bus to begin transferring the data to the Rx buffer in PCI bus master mode.

9.3 Line Quality Monitor

The line quality monitor function is available in 100Base-TX mode. It is possible to determine the amount of Equalization being used by accessing certain test registers with the DSP engine. This provides a crude indication of connected cable length. This function allows for a quick and simple verification of the line quality in that any significant deviation from an expected register value (based on a known cable length) would indicate that the signal quality has deviated from the expected nominal case.

9.4 Clock Recovery Module

The Clock Recovery Module (CRM) is supported in both 10Base-T and 100Base-TX mode. The CRM accepts 125Mb/s MLT3 data from the equalizer. The DPLL locks onto the 125Mb/s data stream and extracts a 125MHz recovered clock. The extracted and synchronized clock and data are used as required by the synchronous receive operations.

9.5 Loopback Operation

Loopback mode is normally used to verify that the logic operations up to the Ethernet cable function correctly. In loopback mode for 100Mbps, the RTL8139C(L) takes frames from the transmit descriptor and transmits them up to internal Twister logic.

9.6 Tx Encapsulation

While operating in 100Base-TX mode, the RTL8139C(L) encapsulates the frames that it transmits according to the 4B/5B code-groups table. The changes of the original packet data are listed as follows:

- 1. The first byte of the preamble in the MAC frame is replaced with the JK symbol pair.
- 2. After the CRC, the TR symbol pair is inserted.

9.7 Collision

If the RTL8139C(L) is not in full-duplex mode, a collision event occurs when the receive input is not idle while the RTL8139C(L) transmits. If the collision was detected during the preamble transmission, the jam pattern is transmitted after completing the preamble (including the JK symbol pair).



9.8 Rx Decapsulation

The RTL8139C(L) continuously monitors the network when reception is enabled. When activity is recognized it starts to process the incoming data.

After detecting receive activity on the line, the RTL8139C(L) starts to process the preamble bytes based on the mode of operation.

While operating in 100Base-TX mode, the RTL8139C(L) expects the frame to start with the symbol pair JK in the first bye of the 8-byte preamble.

The RTL8139C(L) checks the CRC bytes and checks if the packet data ends with the TR symbol pair, if not, the RTL8139C(L) reports a CRC error RSR.

The RTL8139C(L) reports a RSR<CRC> error in the following case:

In 100Base-TX mode, one of the following occur.

- a. An invalid symbol (4B/5B Table) is received in the middle of the frame. The RSR<ISE> bit also sets.
- b. The frame does not end with the TR symbol pair.

9.9 Flow Control

The RTL8139C(L) supports IEEE802.3X flow control to improve performance in full-duplex mode. It detects PAUSE packets to achieve flow control tasks.

9.9.1. Control Frame Transmission

When the RTL8139C(L) detects that its free receive buffer is less than 3K bytes, it sends a **PAUSE packet with pause_time(=FFFFh)** to inform the source station to stop transmission for the specified period of time. After the driver has processed the packets in the receive buffer and updated the boundary pointer, the RTL8139C(L) sends the other **PAUSE packet with pause time(=0000h)** to wake up the source station to restart transmission.

9.9.2. Control Frame Reception

The RTL8139C(L) enters a back off state for a specified period of time when it receives a valid **PAUSE** packet with pause_time(=n). If the PAUSE packet is received while the RTL8139C(L) is transmitting, the RTL8139C(L) starts to back off after current transmission completes. The RTL8139C(L) is free to transmit the next packets when it receives a valid **PAUSE** packet with pause_time(=0000h) or the backoff timer(=n*512 bit time) elapses.

Note: The PAUSE operation cannot be used to inhibit transmission of MAC Control frames (e.g. a PAUSE packet). The N-way flow control capability can be disabled. Please refer to Section 7, "EEPROM (93C46 or 93C56) Contents" for a detailed description.

9.10 LED Functions


9.10.1 10/100 Mbps Link Monitor

The Link Monitor senses the link integrity or if a station is down.




9.10.2 LED_RX

In 10/100 Mbps mode, the LED function is like the RTL8129.




9.10.3 LED_TX






$9.10.4\;LED_TX+LED_RX$





10. Application Diagram





11. Electrical Characteristics

11.1 Temperature Limit Ratings

Parameter	Minimum	Maximum	Units
Storage temperature	-55	+125	°C
Operating temperature	0	70	°C

11.2 DC Characteristics

11.2.1 Supply Voltage

Vcc = 3.0V min. to 3.6V max.


Symbol	Parameter	Conditions	Minimum	Maximum	Units
v_{OH}	Minimum High Level Output Voltage	I _{OH} = -8mA	0.9 * Vcc	Vcc	V
v_{OL}	Maximum Low Level Output Voltage	I _{OL} = 8mA		0.1 * Vcc	V
v_{IH}	Minimum High Level Input Voltage		0.5 * Vcc	Vcc+0.5	V
$v_{\rm IL}$	Maximum Low Level Input Voltage		-0.5	0.3 * Vcc	V
I _{IN}	Input Current	V _{IN=} V _{CC or}	-1.0	1.0	uA
		GND			
I_{OZ}	Tri-State Output Leakage Current	V _{OUT=} V _{CC or}	-10	10	uA
		GND			
I_{CC}	Average Operating Supply Current	I _{OUT=} 0mA,		150	mA



11.3 AC Characteristics

11.3.1 FLASH/BOOT ROM Timing


FLASH/BOOT ROM - Read



Symbol	Description	Minimum	Typical	Maximum	Units
TRC	Read Cycle	135	-	-	ns
TCE	Chip Enable Access Time	1	-	200	ns
TACC	Address Access Time	-	-	200	ns
TOES	Output Enable Access Time	1	-	60	ns
TCOLZ	Chip Enable to Output in Low Z	0	-	-	ns
TOOLZ	Output Enable to Output in Low Z	0	-	-	ns
TOHZ	Output Disable to Output in High Z	-	-	40	ns
ТОН	Output Hold from Address, ROMCSB, or	0	-	0	ns
	OEB				
TWRBR	Write Recovery time Before Read	6	-	-	us




FLASH MEMORY - Write




Symbol	Description	Minimum	Typical	Maximum	Units
TWC	Write Cycle Time	135	-	-	ns
TAS	Address Set-up Time	0	-	-	ns
TAH	Address Hold Time	60	-	-	ns
TDS	Data Set-up Time	50	-	-	ns
TDH	Data Hold Time	10	-	-	ns
TWHGL	Write Recovery Time before Read	6	-	-	us
TGHWL	Read Recovery Time before Write	0	-	-	us
TCS	Chip Enable Set-up Time before Write	20	-	-	ns
TCH	Chip Enable Hold Time	0	-	-	us
TWP	Write Pulse Width	50	-	-	ns
TWPH	Write Pulse Width High	20	-	-	ns
TWHWH1	Duration of Programming Operation	10	-	25	us



11.3.2 PCI Bus Operation Timing:




Target Read




Target Write












BUS Arbitration
















Target Initiated Termination - Disconnect




Target Initiated Termination - Abort






Master Initiated Termination - Abort



Parity Operation - one example



12. Mechanical Dimensions




Symbol	Dimension in inch			Dimension in mm		
	Min	Typical	Max	Min	Typical	Max
A	-		0.134	-	-	3.40
A1	0.004	0.010	0.036	0.10	0.25	0.91
A2	0.102	0.112	0.122	2.60	2.85	3.10
В	0.005	0.009	0.013	0.12	0.22	0.32
C	0.002	0.006	0.010	0.05	0.15	0.25
D	0.541	0.551	0.561	13.75	14.00	14.25
E	0.778	0.787	0.797	19.75	20.00	20.25
е	0.010	0.020	0.030	0.25	0.5	0.75
HD	0.665	0.677	0.689	16.90	17.20	17.50
HE	0.902	0.913	0.925	22.90	23.20	23.50
L	0.027	0.035	0.043	0.68	0.88	1.08
L1	0.053	0.063	0.073	1.35	1.60	1.85
y	-	-	0.004	-	-	0.10
θ	0°	-	12°	0°	-	12°

Note:

- 1. Dimension D & E do not include interlead flash.
- 2. Dimension b does not include dambar protrusion/intrusion.
- 3. Controlling dimension: Millimeter
- 4. General appearance spec. should be based on final visual inspection spec.

TITLE: 12	TITLE: 128 QFP (14x20 mm) PACKAGE OUTLINE						
	-CU L/F, FOOTPRINT 3.2 mm						
	LEADFRAME MATERIAL:						
APPROVE	DOC. NO. 530-ASS-P004						
		VERSION	1				
	PAGE OF						
CHECK		DWG NO.	Q128 - 1				
		DATE	Nov. 4 1999				
REAL	REALTEK SEMI-CONDUCTOR CO., LTD						





Symbol	Dimension in inch		Dimension in mm			
	Min	Typical	Max	Min	Typical	Max
A	-	-	0.067	-	-	1.70
A1	0.000	0.004	0.008	0.00	-	0.25
A2	0.051	0.055	0.059	1.30	1.40	1.50
b	0.006	0.009	0.011	0.15	0.22	0.29
c	0.004	-	0.006	0.09	-	0.20
D	0.541	0.551	0.561	13.75	14.00	14.25
E	0.778	0.787	0.797	19.75	20.00	20.25
е		0.020	BSC		0.50	BSC
HD	0.620	0.630	0.640	15.90	16.00	16.30
HE	0.855	0.866	0.877	21.70	22.00	23.30
L	0.016	0.024	0.031	0.45	0.60	0.75
L1		0.039	REF		1.00	REF
Α	0°	3.5°	90	0°	3.5°	90

- 1. Dimension b does not include dambar protrusion/intrusion.
- 2. Controlling dimension: Millimeter
- 3.General appearance spec. should be based on final visual

TITLE: 128LD LQFP (14x20x1.4 mm*2) PACKAGE							
	-CU L/F, FOOTPRINT 2.0 mm						
	LEADFRAME MATERIAL:						
APPROVE	E DOC. NO. 530-ASS-P004						
		VERSION	1				
PAGE OF							
CHECK		DWG NO.	LQ128 - 1				
DATE Nov. 4.1999							
REALTEK SEMICONDUCTOR CORP.							



Realtek Semiconductor Corp.

Headquarters

1F, No. 2, Industry East Road IX, Science-based Industrial Park, Hsinchu, 300, Taiwan, R.O.C. Tel: 886-3-5780211 Fax: 886-3-5776047

WWW: www.realtek.com.tw