


FEATURES

- Available in the Texas Instruments
 NanoStar™ and NanoFree™ Packages
- Low Static-Power Consumption (I_{CC} = 0.0 μA Max)
- Low Dynamic-Power Consumption (C_{pd} = 4 pF Typ at 3.3 V)
- Low Input Capacitance (C_i = 1.5 pF Typ)
- Low Noise Overshoot and Undershoot <10% of V_{CC}
- Input-Disable Feature Allows Floating Input Conditions
- I_{off} Supports Partial-Power-Down Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input

- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $t_{pd} = 4.6 \text{ ns Max at } 3.3 \text{ V}$
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Humna-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- ESD Protection Exceeds ±5000 V With Human-Body Model



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figures 1 and 2).




Figure 1. AUP - The Lowest-Power Family




Figure 2. Excellent Signal Integrity

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.

SCES595E-JULY 2004-REVISED JULY 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This bus buffer gate is a single line driver with a 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. This device has the input-disable feature, which allows floating input signals.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

NanoStar[™] and NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)	
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP		SN74AUP1G125YEPR		
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUP1G125YZPR	HM _	
–40°C to 85°C	SOT (SOT-23) – DBV	Reel of 3000	SN74AUP1G125DBVR	H25	
	301 (301-23) – DBV	Reel of 250	SN74AUP1G125DBVT	1125_	
	SOT (SC-70) – DCK	Reel of 3000	SN74AUP1G125DCKR	HM_	
	301 (3C-70) - DCK	Reel of 250	SN74AUP1G125DCKT		
	SOT (SOT-553) – DRL	Reel of 4000	SN74AUP1G125DRLR		


⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INP	OUTPUT	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X ⁽¹⁾	Z

(1) Floating inputs allowed.

LOGIC DIAGRAM (POSITIVE LOGIC)



⁽²⁾ DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



SN74AUP1G125 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES595E-JULY 2004-REVISED JULY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)


			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in the high-important	edance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Output voltage range in the high or low state ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	·		±20	mA
	Continuous current through V _{CC} or GND			±50	mA
		DBV package		206	
0	Dealer we the smeal instruction (3)	DCK package		252	0000
θ_{JA}	Package thermal impedance (3)	DRL package		142	°C/W
		YEP/YZP package		132	
T _{stg}	Storage temperature range	,	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74AUP1G125 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT





Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	3.6	V
		V _{CC} = 0.8 V	V _{CC}	3.6	
V	High level input valtage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$	3.6	V
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.6	3.6	V
		V _{CC} = 3 V to 3.6 V	2	3.6	
		V _{CC} = 0.8 V		0	
V	Low lovel input voltage	V _{CC} = 1.1 V to 1.95 V	0	$0.35 \times V_{CC}$	V
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0	0.7	V
		V _{CC} = 3 V to 3.6 V	0	0.9	
V	Outrot valtage	Active state	0	V _{CC}	V
V_O	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-20	μΑ
		V _{CC} = 1.1 V		-1.1	
	High level autout august	V _{CC} = 1.4 V		-1.7	
I _{OH}	High-level output current	V _{CC} = 1.65 V		-1.9	mA
		V _{CC} = 2.3 V		-3.1	
		V _{CC} = 3 V		-4	
		V _{CC} = 0.8 V		20	μΑ
		V _{CC} = 1.1 V		1.1	
	Laur laural autout ausmant	V _{CC} = 1.4 V		1.7	
l _{OL}	Low-level output current	V _{CC} = 1.65 V		1.9	
		V _{CC} = 2.3 V		3.1	
		V _{CC} = 3 V		4	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 0.8 V to 3.6 V		200	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow of Floating CMOS Inputs*, literature number SCBA004.



SCES595E-JULY 2004-REVISED JULY 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAI	RAMETER	TEST CONDITIONS	V	T,	_A = 25°C	$T_A = -40^{\circ}C$ to $85^{\circ}C$	UNIT		
PAI	KAIVIETEK	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN MA	X		
		I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} - 0.1		V _{CC} - 0.1			
		I _{OH} = -1.1 mA	1.1 V	$0.75 \times V_{CC}$		$0.7 \times V_{CC}$			
		I _{OH} = −1.7 mA	1.4 V	1.11		1.03			
\/		$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.32		1.3	V		
V_{OL}		$I_{OH} = -2.3 \text{ mA}$	2.3 V	2.05		1.97	V		
		I _{OH} = -3.1 mA	2.3 V	1.9		1.85			
		$I_{OH} = -2.7 \text{ mA}$	3 V	2.72		2.67			
		$I_{OH} = -4 \text{ mA}$	3 V	2.6		2.55			
		$I_{OL} = 20 \mu A$	0.8 V to 3.6 V		0.1	0	1		
		I _{OL} = 1.1 mA	1.1 V		$0.3 \times V_{CC}$	0.3 × V _C	С		
		I _{OL} = 1.7 mA	1.4 V		0.31	0.3	7		
\/		I _{OL} = 1.9 mA	1.65 V		0.31	0.3	5 V		
V_{OL}		I _{OL} = 2.3 mA	2.3 V		0.31	0.3	3 V		
		$I_{OL} = 3.1 \text{ mA}$	2.3 V		0.44	0.4	5		
		$I_{OL} = 2.7 \text{ mA}$	3 V		0.31	0.3	3		
		I _{OL} = 4 mA	3 V		0.44	0.4	5		
I _I	A or OE input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V		0.1	0	5 μΑ		
I _{off}		V_I or $V_O = 0$ V to 3.6 V	0 V		0.2	0	6 μΑ		
$\Delta l_{\rm off}$		V_I or $V_O = 0$ V to 3.6 V	0 V to 0.2 V		0.2	0	6 μΑ		
I_{OZ}		$V_O = V_{CC}$ or GND	3.6 V			0	5 μΑ		
I _{CC}		V_I = GND or (V_{CC} to 3.6 V), \overline{OE} = GND, I_O = 0	0.8 V to 3.6 V		0.5	0	9 μΑ		
	A input	$V_1 = V_{CC} - 0.6 V^{(1)}$	221/		40	5	0		
ΔI _{CC} OE input		I _O = 0	3.3 V		110	12	0 μΑ		
<u> </u>	All inputs	$\frac{V_I = GND \text{ to } 3.6 \text{ V},}{OE} = V_{CC}^{(2)}$	0.8 V to 3.6 V		0		0 μΑ		
•	•	V V as CND	0 V		1.5				
Ci		$V_I = V_{CC}$ or GND	3.6 V		1.5		pF		
Co		$V_O = V_{CC}$ or GND	3.6 V		3		pF		

⁽¹⁾ One input at V_{CC} – 0.6 V, other input at V_{CC} or GND (2) To show I_{CC} is very low when the input-disable feature is enabled

SN74AUP1G125 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES595E-JULY 2004-REVISED JULY 2005



Switching Characteristics

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V _{cc}	Т,	_{\(\)} = 25°C		T _A = -4 to 85		UNIT
	(INPUT)	(001701)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		18.1				
			1.2 V ± 0.1 V	4.3	7.4	12.6	2.7	15.3	
	Δ	Y	1.5 V ± 0.1 V	3.3	5.2	8.5	1	10.2	20
t _{pd}	Α	Ť	1.8 V ± 0.15 V	2.6	4.1	6.8	1.3	8.3	ns
			2.5 V ± 0.2 V	2	2.9	4.7	1.1	5.8	
			3.3 V ± 0.3 V	1.7	2.4	3.8	1	4.6	
	ŌĒ		0.8 V		19.1				
			1.2 V ± 0.1 V	5.1	9.3	15.9	3.6	19.2	ns
4		Y	1.5 V ± 0.1 V	4.1	6.6	10.5	2.5	12.7	
t _{en}		JE Y	1.8 V ± 0.15 V	3.2	5.3	8.7	2.1	10.3	
			2.5 V ± 0.2 V	2.5	3.8	6	1.6	7.2	
			3.3 V ± 0.3 V	2.1	3.2	4.9	1.4	5.9	
			0.8 V		12.1				
			1.2 V ± 0.1 V	2.4	4.1	6.9	2.2	7.7	
	0 -	V	1.5 V ± 0.1 V	1.8	2.9	4.5	1.7	5.1	ns
t _{dis}	OE	ŌĒ Y	1.8 V ± 0.15 V	1	2.9	4.3	1.5	4.7	
			2.5 V ± 0.2 V	1	1.8	2.7	1	3.3	
			3.3 V ± 0.3 V	1.2	2.2	3.2	1.1	4	





SCES595E-JULY 2004-REVISED JULY 2005


Switching Characteristics

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	Т,	_∆ = 25°C		T _A = -4 to 85°		UNIT		
	(INFOT)	(001F01)		MIN	TYP	MAX	MIN	MAX			
			0.8 V		20.5	13.7					
			1.2 V ± 0.1 V	4.6	8.4	9.3	3.6	16.6			
	A or P	Y	1.5 V ± 0.1 V	3.5	5.9	7.5	2.4	11.1	no		
t _{pd}	A or B	Ť	1.8 V ± 0.15 V	3.9	4.7	5.3	1.3	9.1	ns		
			$2.5~\text{V}\pm0.2~\text{V}$	2.3	3.4	4.3	1.6	6.4			
					3.3 V ± 0.3 V	2.1	2.8		1.4	5.2	
	OF.		0.8 V		21.8	16.8					
		ŌĒ		1.2 V ± 0.1 V	4.9	10.2	11.2	4.4	20.2	ns	
			Y	1.5 V ± 0.1 V	3.9	7.3	9.2	3.3	13.5		
t _{en}	OE	r	1.8 V ± 0.15 V	3.4	5.8	6.4	2.7	11	115		
			2.5 V ± 0.2 V	2.5	4.3	5.4	2.1	7.8			
			3.3 V ± 0.3 V	2.1	3.7		1.9	6.4			
			0.8 V		13						
			1.2 V ± 0.1 V	3.8	6.6	11.7	1.2	14			
4	0.	V	1.5 V ± 0.1 V	2.2	4.7	7.9	1.3	9.3			
t _{dis}	ŌĒ Y	Y	1.8 V ± 0.15 V	2.4	4.4	6.4	2.2	7.5	ns		
			2.5 V ± 0.2 V	1.3	3.1	4.9	1.2	5.4			
			3.3 V ± 0.3 V	1.9	3.4	5	1.9	5.6			




PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Duration)



LOAD CIRCUIT


	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L V _M	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}



NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f}/t_{f} = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms






PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



S1
2×V _{CC} GND

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V_{CC} = 3.3 V \pm 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
$oldsymbol{V}_\Delta$	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{r}/t_{f} = 3$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AUP1G125DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUP1G125DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUP1G125DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUP1G125DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUP1G125DRLRG4	ACTIVE	SOP	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125DRLR	ACTIVE	SOP	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUP1G125YZPR	ACTIVE	WCSP	YZP	5	3000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-203

DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. JEDEC package registration is pending.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree $^{\text{TM}}$ package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated